I JEN					Te	aching Hou	rs /Week			Exan	nination		Т					
SI. No	Course	Course Code	Course Title	Teaching Lepartment (TD) and Question Paper Setting Board (PSB)	Theory Lecture	Tutorial	Practical/ Drawing	SDA	Duration in hours	CIE Marks	SEE Marks	Total Marks	- -					
				<u> </u>	L	Т	Р	S										
1	PCC	BMATEC301	AV Mathematics-III for EC Engineering	TD- Maths PSB - Maths	3	0	0		03	50	50	100						
2	IPCC	BEC302	Digital System Design using Verilog	TD: ECE PSB: ECE	3	0	2		03	50	50	100	4					
3	IPCC	BEC303	Electronic Principles and Circuits	TD: ECE PSB: ECE	3	0	2		03	50	50	100	4					
4	PCC	BEC304	Network Analysis	TD: ECE PSB: ECE	3	0	0		03	50	50	100	3					
5	PCCL	BECL305	Analog and Digital Systems Design Lab	TD: ECE PSB: ECE	0	0	2		03	50	50	100	1					
6	ESC	BXX306x	ESC/ETC/PLC	TD: PSB:	3	0	0		03	50	50	100	Ξ					
7	UHV	BSCK307	Social Connect and Responsibility	Any Department	0	0	2		01	100		100	1					
					lf th	ne course is	a Theory		01									
8	AEC/	BXX358x	Ability Enhancement Course/Skill Enhancement		1	0	0		01	50	50	100	1					
0	SEC	DAASSON	Course– III		lfac	course is a la	ourse is a la	aboratory		ourse is a laboratory		a laboratory	02	02	50	50	100	1
			National Comica Coloma (NCC)	NSS coordinator	0	0	2						+					
		DINSKSSS	National Service Scheme (NSS)	Reveiced Education	_													
9	MC	BPEK359	Athletics)	Director	0	0	2			100		100	C					
		BYOK359	Yoga	Yoga Teacher														
									Total	550	350	900	2					

# VISVESVARAYA TECHNOLOGICAL UNIVERSITY, BELAGAVI

**B.E. in** Electronics and Communication Engineering

# Schome of Teaching and Evaminations 2022

Engineering Science Course (ESC/ETC/PLC)						
BEC306A	Electronic Devices	BEC306C	Computer Organization and Architecture			
BEC306B	Sensors and Instrumentation	BEC306D	Applied Numerical Methods for EC Engineers			
	Ability Enhancement Course – III					
BEC358A	LABVIEW programming	BEC358C	C++ Basics			
BEC358B	MATLAB Programming	BEC358D	IOT for Smart Infrastructure			

**Professional Core Course (IPCC):** Refers to Professional Core Course Theory Integrated with practical's of the same course. Credit for IPCC can be 04 and its Teaching– Learning hours (L : T : P) can be considered as (3 : 0 : 2) or (2 : 2 : 2). The theory part of the IPCC shall be evaluated both by CIE and SEE. The practical part shall be evaluated by only CIE (no SEE). However, questions from the practical part of IPCC shall be included in the SEE question paper. For more details, the regulation governing the Degree of Bachelor of Engineering /Technology (B.E./B.Tech.) 2022-23 may please be referred.

National Service Scheme /Physical Education/Yoga: All students have to register for any one of the courses namely National Service Scheme (NSS), Physical Education (PE)(Sports and Athletics), and Yoga(YOG) with the concerned coordinator of the course during the first week of III semesters. Activities shall be carried out between III semester to the VI semester (for 4 semesters). Successful completion of the registered course and requisite CIE score is mandatory for the award of the degree. The events shall be appropriately scheduled by the colleges and the same shall be reflected in the calendar prepared for the NSS, PE, and Yoga activities. These courses shall not be considered for vertical progression as well as for the calculation of SGPA and CGPA, but completion of the course is mandatory for the award of degree.

### VISVESVARAYA TECHNOLOGICAL UNIVERSITY, BELAGAVI

**B.E. in** Electronics and Communication Engineering

Scheme of Teaching and Examinations2022

Outcome Based Education (OBE) and Choice Based Credit System (CBCS)

(Effective from the academic year 2023-24)

IV SEM	<b>1ESTER</b>												
				~		Teaching	Hours /Wee	k		Exan	ination	Γ	
SI. No	Cou Cou	urse and rse Code	Course Title	Teaching epartment (TD and Question Paper Setting Board (PSB)	Theory Lecture	Tutorial	Practical/ Drawing	Self -Study	Duration in hours	CIE Marks	SEE Marks	<b>Total Marks</b>	Credits
					L	т	Р	S					
1	PCC	BEC401	Electromagnetics Theory	TD: ECE /ETE PSB: ECE/ETE	3	0	0		03	50	50	100	3
2	IPCC	BEC402	Principles of Communication Systems	TD: ECE /ETE PSB: ECE/ETE	3	0	2		03	50	50	100	4
3	IPCC	BEC403	Control Systems	TD: ECE /ETE PSB: ECE/ETE	3	0	2		03	50	50	100	4
4	PCCL	BECL404	Communication Lab	TD: ECE /ETE PSB: ECE/ETE	0	0	2		03	50	50	100	1
5	ESC	BEC405x	ESC/ETC/PLC	TD: ECE /ETE PSB: ECE/ETE	3	0	0		03	50	50	100	3
				TD and PSB:	lf th	ne cou	rse is Th	eory	01				
6	AEC/	DVVAEGY	Ability Enhancement Course/Skill	Concerned	1	0	0		01	FO	FO	100	1
0	SEC	DAA430X	Enhancement Course- IV	department	lf t	the co	urse is a	lab	02	50	50	100	L T
					0	0	2		02				
4	BSC	BBOK407	Biology For Engineers	TD / PSB: BT, CHE,	3	0	0		03	50	50	100	3
7	UHV	BUHK408	Universal human values course	Any Department	1	0	0		01	50	50	100	1
		BNSK459	National Service Scheme (NSS)	NSS coordinator									
9	MC	BPEK459	Physical Education (PE) (Sports and Athletics)	Physical Education Director	0	0	2			100		100	0
		BYOK459	Yoga	Yoga Teacher									
									Total	500	400	900	20

PCC: Professional Core Course, PCCL: Professional Core Course laboratory, UHV: Universal Human Value Course, MC: Mandatory Course (Non-credit), AEC: Ability Enhancement Course, SEC: Skill Enhancement Course, L: Lecture, T: Tutorial, P: Practical S= SDA: Skill Development Activity, CIE: Continuous Internal Evaluation, SEE: Semester End Evaluation. K :This letter in the course code indicates common to all the stream of engineering.

Engineering Science Course (ESC/ETC/PLC)					
BEC405A	Microcontrollers	BEC405C	Operating Systems		
BEC405B	Industrial Electronics	BEC405D	Data Structures using C		
	Ability Enhancement Course / Sl	kill Enhanceme	nt Course - IV		
BEC456A	Microcontroller Lab	BEC456C	Octave Programming		
BEC456B	Programmable Logic Controllers	BEC456D	Data Structures Lab using C		
Professional C	Core Course (IPCC): Refers to Professional Core Course Theory Integrate	ed with practica	l of the same course. Credit for IPCC can be 04 and its Teaching-		
Learning hours	s (L : T : P) can be considered as $(3:0:2)$ or $(2:2:2)$ . The theory pa	rt of the IPCC s	hall be evaluated both by CIE and SEE. The practical part shall be		
evaluated by o	only CIE (no SEE). However, questions from the practical part of IPCC shal	l be included in	the SEE question paper. For more details, the regulation governing		
the Degree of	Bachelor of Engineering /Technology (B.E./B.Tech.) 2022-23				
National Servi	ce Scheme /Physical Education/Yoga: All students have to register for	any one of the o	courses namely National Service Scheme (NSS), Physical Education		
(PE)(Sports and	d Athletics), and Yoga(YOG) with the concerned coordinator of the cour	se during the fir	st week of III semesters. Activities shall be carried out between III		
semester to th	ne VI semester (for 4 semesters). Successful completion of the register	ed course and r	equisite CIE score is mandatory for the award of the degree. The		
events shall be	events shall be appropriately scheduled by the colleges and the same shall be reflected in the calendar prepared for the NSS, PE, and Yoga activities. These courses shall				
not be conside	not be considered for vertical progression as well as for the calculation of SGPA and CGPA, but completion of the courses is mandatory for the award of degree.				

AV Mathematics-II	Semester	3	
Course Code	BMATEC301	CIE Marks	50
Teaching Hours/Week (L:T:P: S)	3:0:0:0	SEE Marks	50
Total Hours of Pedagogy	40	Total Marks	100
Credits	03	Exam Hours	03
Examination type (SEE)	Theory		

# **Course objectives:**

- Learn to use the Fourier series to represent periodical physical phenomena in engineering analysis and to enable the student to express non-periodic functions to periodic functions using the Fourier series and Fourier transforms.
- Analyze signals in terms of Fourier transforms
- Develop the knowledge of solving differential equations and their applications in Electronics & Communication engineering.
- To find the association between attributes and the correlation between two variables

# **Teaching-Learning Process**

# Pedagogy (General Instructions):

These are sample Strategies, teachers can use to accelerate the attainment of the various course outcomes.

- 1. In addition to the traditional lecture method, different types of innovative teaching methods may be adopted so that the delivered lessons shall develop students' theoretical and applied Mathematical skills.
- 2. State the need for Mathematics with Engineering Studies and Provide real-life examples.
- 3. Support and guide the students for self-study.
- 4. You will assign homework, grading assignments and quizzes, and documenting students' progress.
- 5. Encourage the students to group learning to improve their creative and analytical skills.
- 6. Show short related video lectures in the following ways:
  - As an introduction to new topics (pre-lecture activity).
  - As a revision of topics (post-lecture activity).
  - As additional examples (post-lecture activity).
  - As an additional material of challenging topics (pre-and post-lecture activity).
  - As a model solution of some exercises (post-lecture activity).

# Module-1: Fourier series and practical harmonic analysis

Periodic functions, Dirichlet's condition. Fourier series expansion of functions with period  $2\pi$  and with arbitrary period: periodic rectangular wave, Half-wave rectifier, rectangular pulse, Saw tooth wave. Half-range Fourier series. Triangle and half range expansions, Practical harmonic analysis, variation of periodic current.(**8 hours**)

# (RBT Levels: L1, L2 and L3)

# Module-2: Infinite Fourier Transforms

Infinite Fourier transforms, Fourier cosine and sine transforms, Inverse Fourier transforms, Inverse Fourier cosine and sine transforms, discrete Fourier transform (DFT), Fast Fourier transform (FFT). **(8 hours)** 

(RBT Levels: L1, L2 and L3)

# Module-3: Z Transforms

Definition, Z-transforms of basic sequences and standard functions. Properties: Linearity, scaling, first and second shifting, multiplication by n. Initial and final value theorem. Inverse Z- transforms. Application to difference equations. (8 hours) (RBT Levels: L1, L2 and L3)

# Module-4: Ordinary Differential Equations of Higher Order

Higher-order linear ODEs with constant coefficients - Inverse differential operator, problems.Linear differential equations with variable Coefficients-Cauchy's and Legendre's differential equations–Problems. Application of linear differential equations to L-C circuit and L-C-R circuit.(**8 hours**)

(RBT Levels: L1, L2 and L3)

# Module-5: Curve fitting, Correlation, and Regressions

Principles of least squares, Curve fitting by the method of least squares in the form y = a + bx,  $y = a + bx + cx^2$ , and  $y = ax^b$ . Correlation, Coefficient of correlation, Lines of regression, Angle between regression lines, standard error of estimate, rank correlation. (**RBT Levels: L1, L2 and L3**)(8 hours)

#### **Course outcome (Course Skill Set)**

At the end of the course, the student will be able to:

- 1. Demonstrate the Fourier series to study the behavior of periodic functions and their applications in system communications, digital signal processing, and field theory.
- 2. To use Fourier transforms to analyze problems involving continuous-time signals
- 3. To apply Z-Transform techniques to solve difference equations
- 4. Understand that physical systems can be described by differential equations and solve such equations
- 5. Make use of correlation and regression analysis to fit a suitable mathematical model for statistical data

# Assessment Details (both CIE and SEE)

The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 40% of the maximum marks (20 marks out of 50) and for the SEE minimum passing mark is 35% of the maximum marks (18 out of 50 marks). The student is declared as a pass in the course if he/she secures a minimum of 40% (40 marks out of 100) in the sum total of the CIE (Continuous Internal Evaluation) and SEE (Semester End Examination) taken together.

#### **Continuous Internal Evaluation:**

- There are 25 marks for the CIE's Assignment component and 25 for the Internal Assessment Test component.
- Each test shall be conducted for 25 marks. The first test will be administered after 40-50% of the coverage of the syllabus, and the second test will be administered after 85-90% of the coverage of the syllabus. The average of the two tests shall be scaled down to 25 marks
- Any two assignment methods mentioned in the 22OB2.4, if an assignment is project-based then only one assignment for the course shall be planned. The schedule for assignments shall be planned properly by the course teacher. The teacher should not conduct two assignments at the end of the semester if two assignments are planned. Each assignment shall be conducted for 25 marks. (If two assignments are conducted then the sum of the two assignments shall be scaled down to 25 marks)
- The final CIE marks of the course out of 50 will be the sum of the scale-down marks of tests and assignment/s marks.

# Internal Assessment Test question paper is designed to attain the different levels of Bloom's taxonomy as per the outcome defined for the course.

# Semester-End Examination:

Theory SEE will be conducted by University as per the scheduled timetable, with common question papers for the course (**duration 03 hours**).

- 1. The question paper will have ten questions. Each question is set for 20 marks.
- 2. There will be 2 questions from each module. Each of the two questions under a module (with a maximum of 3 sub-questions), **should have a mix of topics** under that module.
- 3. The students have to answer 5 full questions, selecting one full question from each module.
- 4. Marks scored shall be proportionally reduced to 50 marks

# Suggested Learning Resources:

Books (Name of the author/Title of the Book/Name of the publisher/Edition and Year) Text Books:

- 1. **B. S. Grewal**: "Higher Engineering Mathematics", Khanna Publishers, 44<sup>th</sup>Ed., 2021.
- 2. E. Kreyszig: "Advanced Engineering Mathematics", John Wiley & Sons, 10<sup>th</sup>Ed., 2018.

# **Reference Books:**

- 1. V. Ramana: "Higher Engineering Mathematics" McGraw-Hill Education, 11<sup>th</sup>Ed., 2017
- 2. Srimanta Pal & Subodh C.Bhunia: "Engineering Mathematics" Oxford University Press, 3<sup>rd</sup>Ed., 2016.
- 3. **N.P Bali and Manish Goyal**: "A Textbook of Engineering Mathematics" Laxmi Publications, 10<sup>th</sup>Ed., 2022.
- 4. **C. Ray Wylie, Louis C. Barrett:** "Advanced Engineering Mathematics" McGraw–Hill Book Co., New York, 6<sup>th</sup>Ed., 2017.
- 5. **Gupta C.B, Sing S.R and Mukesh Kumar:** "Engineering Mathematic for Semester I and II", McGraw Hill Education(India) Pvt. Ltd 2015.
- 6. **H.K. Dass and Er. Rajnish Verma:** "Higher Engineering Mathematics" S.Chand Publication, 3<sup>rd</sup>Ed.,2014.
- 7. James Stewart: "Calculus" Cengage Publications, 7<sup>th</sup>Ed., 2019.

# Web links and Video Lectures (e-Resources):

- http://nptel.ac.in/courses.php?disciplineID=111
- http://www.class-central.com/subject/math(MOOCs)
- http://academicearth.org/
- VTU e-Shikshana Program
- VTU EDUSAT Program.

# Activity-Based Learning (Suggested Activities in Class)/Practical-Based Learning

- Quizzes
- Assignments
- Seminar

Digital System Des	Semester	3	
Course Code	<b>BEC302</b>	CIE Marks	50
Teaching Hours/Week (L:T:P: S)	3:0:2	SEE Marks	50
Total Hours of Pedagogy	40 hours Theory + 8-10 Lab slots	Total Marks	100
Credits	04	Exam Hours	03
Examination nature (SEE)	Theory/Prac	tical	

#### **Course objectives:**

This course will enable students to:

- To impart the concepts of simplifying Boolean expression using K-map techniques and Quine-McCluskey minimization techniques.
- To impart the concepts of designing and analyzing combinational logic circuits.
- To impart design methods and analysis of sequential logic circuits.
- To impart the concepts of Verilog HDL-data flow and behavioural models for the design of digital systems.

# **Teaching-Learning Process (General Instructions)**

These are sample Strategies, which teacher can use to accelerate the attainment of the various course outcomes.

- Lecture method (L) does not mean only traditional lecture method, but different type of teaching methods may be adopted to develop the outcomes.
- Show Video/animation films to explain the different concepts of Linear Algebra & Signal Processing.
- Encourage collaborative (Group) Learning in the class.
- Ask at least three HOTS (Higher order Thinking)questions in the class, which promotes critical thinking.
- Adopt Problem Based Learning (PBL), which fosters students' Analytical skills, develop thinking skills such as the ability to evaluate, generalize, and analyze information rather than simply recall it.
- Topics will be introduced in a multiple representation.
- Show the different ways to solve the same problem and encourage the students to come up with their own creative ways to solve them.
- Discuss how every concept can be applied to the real world-and when that's possible, it helps improve the students' understanding.
- Adopt Flipped class technique by sharing the materials/Sample Videos prior to the class and have discussions on the topic in the succeeding classes.
- Give Programming Assignments.

# **MODULE-1**

**Principles of Combinational Logic**: Definition of combinational logic, Canonical forms, Generation of switching equations from truth tables, Karnaugh maps-up to 4 variables, Quine-McCluskey Minimization

Technique. Quine-McCluskey using Don't CareTerms.(Section3.1to3.5ofText1).

# **MODULE-2**

Logic Design with MSI Components and Programmable Logic Devices: Binary Adders and Subtractors, Comparators, Decoders, Encoders, Multiplexers, Programmable Logic Devices(PLDs) (Section5.1to5.7 ofText2)

# **MODULE-3**

**Flip-Flops and its Applications**: The Master-Slave Flip-flops(Pulse-Triggered flip-flops):SR flipflops, JK flip flops, Characteristic equations, Registers, Binary Ripple Counters, Synchronous Binary Counters, Counters based on Shift Registers, Design of Synchronous mod-n Counter using clocked T, J K, D and SR flip-flops.(Section 6.4, 6.6 to 6.9 (Excluding 6.9.3)of Text2)

#### MODULE-4

**Introduction to Verilog**: Structure of Verilog module, Operators, Data Types, Styles of Description. (Section1.1to1.6.2, 1.6.4 (only Verilog),2 of Text 3)

**Verilog Data flow description:** Highlights of Data flow description, Structure of Data flow description.(Section2.1to2.2(only Verilog) of Text3)

# **MODULE-5**

**Verilog Behavioral description**: Structure, Variable Assignment Statement, Sequential Statements, Loop Statements, Verilog Behavioral Description of Multiplexers (2:1, 4:1, 8:1). (Section 3.1 to 3.4 (onlyVerilog)of Text 3)

**Verilog Structural description**: Highlights of Structural description, Organization of structural description, Structural description of ripple carry adder.(Section4.1 to 4.2 of Text 3)

**PRACTICAL COMPONENT OF IPCC** (*Experiments can be conducted either using any circuit simulation software or discrete components*)

SI.N	Experiments			
1	To simplify the given Boolean expressions and realize using Verilog program			
2	To realize Adder/Subtractor(Full/half)circuits using Verilog data flow description.			
3	To realize 4-bit ALU using Verilog program.			
4	To realize the following Code converters using Verilog Behavioral description			
	a)Gray to binary and vice versa b)Binary to excess3 and vice versa			
5	To realize using Verilog Behavioral description:8:1mux, 8:3encoder, Priority encoder			
6	To realize using Verilog Behavioral description:1:8Demux, 3:8 decoder,2 –bit Comparator			
7	To realize using Verilog Behavioral description:			
	Flip-flops: a)JK type b)SR type c)T type and d)D type			
8	To realize Counters-up/down (BCD and binary)using Verilog Behavioral description.			
<b>Demonstration Experiments (For CIE only–not to be included for SEE)</b> Use FPGA/CPLD kits for down loading Verilog codes and check the output for interfacing				
9	Verilog Program to interface a Stepper motor to the FPGA/CPLD and rotate the motor in the specified direction (by N steps).			
10	Verilog programs to interface Switches and LEDs to the FPGA/CPLD and demonstrate its working.			
Cour	se outcomes (Course Skill Set):			
At th	e end of the course the student will be able to:			
1. S	Simplify Boolean functions using K-map and Quine-McCluskey minimization technique.			
2. A	Analyze and design for combinational logic circuits.			
3. A	Analyze the concepts of Flip Flops(SR, D,T and JK) and to design the synchronous sequential circuits using Flip Flops.			
4.	Model Combinational circuits (adders, subtractors, multiplexers) and sequential circuits using Verilog descriptions.			

# Assessment Details (both CIE and SEE)

The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 40% of the maximum marks (20 marks out of 50) and for the SEE minimum passing mark is 35% of the maximum marks (18 out of 50 marks). The student is declared as a pass in the course if he/she secures a minimum of 40% (40 marks out of 100) in the sum total of the CIE (Continuous Internal Evaluation) and SEE (Semester End Examination) taken together.

The IPCC means the practical portion integrated with the theory of the course. CIE marks for the theory component are **25 marks** and that for the practical component is **25 marks**.

# CIE for the theory component of the IPCC

- 25 marks for the theory component are split into **15 marks** for two Internal Assessment Tests (Two Tests, each of 15 Marks with 01-hour duration, are to be conducted) and **10 marks** for other assessment methods mentioned in 22OB4.2. The first test at the end of 40-50% coverage of the syllabus and the second test after covering 85-90% of the syllabus.
- Scaled-down marks of the sum of two tests and other assessment methods will be CIE marks for the theory component of IPCC (that is for **25 marks**).
- The student has to secure 40% of 25 marks to qualify in the CIE of the theory component of IPCC.

# CIE for the practical component of the IPCC

- **15 marks** for the conduction of the experiment and preparation of laboratory record, and **10 marks** for the test to be conducted after the completion of all the laboratory sessions.
- On completion of every experiment/program in the laboratory, the students shall be evaluated including viva-voce and marks shall be awarded on the same day.
- The CIE marks awarded in the case of the Practical component shall be based on the continuous evaluation of the laboratory report. Each experiment report can be evaluated for 10 marks. Marks of all experiments' write-ups are added and scaled down to **15 marks**.
- The laboratory test (duration 02/03 hours) after completion of all the experiments shall be conducted for 50 marks and scaled down to 10 marks.
- Scaled-down marks of write-up evaluations and tests added will be CIE marks for the laboratory component of IPCC for **25 marks**.
- The student has to secure 40% of 25 marks to qualify in the CIE of the practical component of the IPCC.

# SEE for IPCC

Theory SEE will be conducted by University as per the scheduled timetable, with common question papers for the course (**duration 03 hours**)

- 1. The question paper will have ten questions. Each question is set for 20 marks.
- 2. There will be 2 questions from each module. Each of the two questions under a module (with a maximum of 3 sub-questions), **should have a mix of topics** under that module.
- 3. The students have to answer 5 full questions, selecting one full question from each module.
- 4. Marks scored by the student shall be proportionally scaled down to 50 Marks

The theory portion of the IPCC shall be for both CIE and SEE, whereas the practical portion will have a CIE component only. Questions mentioned in the SEE paper may include questions from the practical component.

• The minimum marks to be secured in CIE to appear for SEE shall be 10 (40% of maximum marks-25) in the theory component and 10 (40% of maximum marks -25) in the practical component. The laboratory component of the IPCC shall be for CIE only. However, in SEE, the questions from the laboratory component shall be included. The maximum of 04/05 sub-questions are to be set from the practical component of IPCC, the total marks of all questions

should not be more than 20 marks.

- SEE will be conducted for 100 marks and students shall secure 35% of the maximum marks to qualify for the SEE. Marks secured will be scaled down to 50.
- The student is declared as a pass in the course if he/she secures a minimum of 40% (40 marks out of 100) in the sum total of the CIE (Continuous Internal Evaluation) and SEE (Semester End Examination) taken together.

# Suggested Learning Resources:

Books

1. Digital Logic Applications and Design by John MYarbrough, Thomson Learning, 2001.

2. Digital Principles and Design by Donald DGivone, McGrawHill, 2002.

3. HDL Programming VHDL and Verilog by Nazeih M Botros, 2009 reprint, Dream techpress.

# **ReferenceBooks:**

1. Fundamentals of logic design, by Charles H Roth Jr., Cengage Learning

2. Logic Design, by Sudhakar Samuel, Pearson/Sanguine, 2007

3. Fundamentals of HDL, by Cyril PR, Pearson/Sanguine2010

Web links and Video Lectures (e-Resources):

Activity Based Learning (Suggested Activities in Class)/ Practical Based learning Programming Assignments/Mini Projects can be given to improve programming skills.

Electronic Pri	Semester	3	
Course Code	BEC303	CIE Marks	50
Teaching Hours/Week (L:T:P: S)	3:0:2	SEE Marks	50
Total Hours of Pedagogy	40 hours Theory + 8-10 Lab slots	Total Marks	100
Credits	04	Exam Hours	
Examination nature (SEE)	Theory/Practical/Viva-Voce //	Ferm-work/Others	

#### **Course objectives:**

This course will enable students to

- Design and analyse the BJT circuits as an amplifier and voltage regulation.
- Design of MOSFET Amplifiers and analyse the basic amplifier configurations using small signal equivalent circuit models
- Design of operational amplifiers circuits as Comparators, DAC and filters.
- Understand the concept of positive and negative feedback.
- Analyze Power amplifier circuits in different modes of operation.
- Construct Feedback and Oscillator circuits using FET.
- Understand the thyristor operation and the different types of thyristors.

#### **Teaching-Learning Process (General Instructions)**

These are sample Strategies, which teacher can use to accelerate the attainment of the various course outcomes. 1. Lecture method (L) does not mean only traditional lecture method, but different type of teaching methods may be adopted to develop the outcomes.

2. Show Video/animation films to explain evolution of communication technologies.

3. Encourage collaborative (Group) Learning in the class

4.Ask at least three HOTS (Higher order Thinking) questions in the class, which promotes critical thinking

5. Adopt Problem Based Learning (PBL), which fosters students' Analytical skills, develop thinking skills such as the ability to evaluate, generalize, and analyze information rather than simply recall it.

6. Show the different ways to solve the same problem and encourage the students to come up with their own creative ways to solve them.

7. Discuss how every concept can be applied to the real world - and when that's possible, it helps improve the students' understanding.

#### **MODULE-1**

**Transistor Biasing:** Voltage Divider Bias, VDB Analysis, VDB Load line and Q point, Two supply Emitter Bias, Other types of Bias.

**BJT AC models**: Base Biased Amplifier, Emitter Biased Amplifier, Small Signal Operation, AC Beta, AC Resistance of the emitter diode, Two transistor models, Analyzing an amplifier, H parameters, Relations between R and H parameters.

Voltage Amplifiers: Voltage gain, Loading effect of Input Impedance.

**CC Amplifiers:** CC Amplifier, Output Impedance.

[Text1]

#### MODULE-2

#### MOSFET

Biasing in MOS amplifier circuits: Fixing VGS, Fixing VG, Drain to Gate feedback resistor.

Small signal operation and modelling: The DC bias point, signal current in drain, voltage gain, small signal equivalent circuit models, transconductance, The T equivalent circuit model.

MOSFET Amplifier configuration: Basic configurations, characterizing amplifiers, CS amplifier with and without source resistance, The Common Gate Amplifier, Source follower.

[Text 2]

#### **MODULE-3**

**Linear Opamp Circuits:** Summing Amplifier and D/A Converter, Nonlinear Op-amp Circuits: Comparator with zero reference, Comparator with non-zero references. Comparator with Hysteresis.

**Oscillator:** Theory of Sinusoidal Oscillation, The Wein-Bridge Oscillator, RC Phase Shift Oscillator, The Colpitts Oscillator, Hartley Oscillator, Crystal Oscillator.

The 555 timer: Monostable Operation, Astable Operation.

[Text1]

#### **MODULE-4**

**Negative Feedback:** Four Types of Negative Feedback, VCVS Voltage gain, Other VCVS Equations, ICVS Amplifier, VCIS Amplifier, ICIS Amplifier (No Mathematical Derivation).

Active Filters: Ideal Responses, First Order Stages, VCVS Unity Gain Second Order Low pass Filters, VCVS Equal Component Low Pass Filters, VCVS High Pass Filters, MFB Bandpass Filters, Bandstop Filters. [Text1]

#### **MODULE-5**

**Power Amplifiers:** Amplifier terms, Two load lines, Class A Operation, Class B operation, Class B push pull emitter follower, Class C Operation.

**Thyristors:** The four layer Diode, SCR, SCR Phase control, Bidirectional Thyristors, IGBTs, Other Thyristors. [Text1]

**PRACTICAL COMPONENT OF IPCC** (*Experiments can be conducted either using any circuit simulation software or discrete components*)

<b>CI NO</b>	Eurorimenta
5I.NU	Experiments
1	(i) Bridge Rectifier with Canacitor Input Filter
	(i) Zener voltage regulator
2	Design and Test
	Biased Clippers – a)Positive, b) Negative , c) Positive-Negative
	Positive and Negative Clampers with and without Reference.
3	Plot the transfer and drain characteristics of a JFET and calculate its drain resistance, mutual conductance
	and amplification factor.
4	
4	Plot the transfer and drain characteristics of n-channel MOSFET and calculate its parameters, namely;
5	
0	Design and test Emitter Follower
6	
0	
	Design and plot the frequency response of common Source (FET/MOSFET amplifier
7	
/	Test the Opamp Comparator with zero and non zero reference and obtain the Hysteresis curve.
8	Design and test Full wave Controlled rectifier using RC triggering circuit
9	Design and test Precision Half wave and full wave rectifiers using Opamp
10	Design and test RC phase shift oscillator
Course	outcomes (Course Skill Set):
At the e	end of the course, the student will be able to:
1.	Understand the characteristics of BJTs and FETs for switching and amplifier circuits.
2.	Design and analyze amplifiers and oscillators with different circuit configurations and biasing conditions.
3.	Understand the feedback topologies and approximations in the design of amplifiers and oscillators.
4.	Design of circuits using linear ICs for wide range applications such as ADC, DAC, filters and timers.
5.	Understand the power electronic device components and its functions for basic power electronic circuits.
Assess	ment Details (both CIE and SEE)
The we	eightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The
minimu	Im passing mark for the CIE is 40% of the maximum marks (20 marks out of 50) and for the SEE minimum
nassing	mark is 35% of the maximum marks (18 out of 50 marks). The student is declared as a pass in the course if
	mark is 55% of the maximum marks (10 out of 50 marks). The student is declared as a pass in the course in
he/she	secures a minimum of 40% (40 marks out of 100) in the sum total of the CIE (Continuous Internal
Evaluat	tion) and SEE (Semester End Examination) taken together.
The IP(	CC means the practical portion integrated with the theory of the course. CIE marks for the theory component
are <b>25</b>	marks and that for the practical component is 25 marks.
CIEfer	

#### CIE for the theory component of the IPCC

25 marks for the theory component are split into 15 marks for two Internal Assessment Tests (Two Tests, each of 15 Marks with 01-hour duration, are to be conducted) and 10 marks for other assessment methods mentioned in 220B4.2. The first test at the end of 40-50% coverage of the syllabus and the second test after covering 85-90% of the syllabus.

- Scaled-down marks of the sum of two tests and other assessment methods will be CIE marks for the theory component of IPCC (that is for **25 marks)**.
- The student has to secure 40% of 25 marks to qualify in the CIE of the theory component of IPCC.

#### CIE for the practical component of the IPCC

- **15 marks** for the conduction of the experiment and preparation of laboratory record, and **10 marks** for the test to be conducted after the completion of all the laboratory sessions.
- On completion of every experiment/program in the laboratory, the students shall be evaluated including viva-voce and marks shall be awarded on the same day.
- The CIE marks awarded in the case of the Practical component shall be based on the continuous evaluation of the laboratory report. Each experiment report can be evaluated for 10 marks. Marks of all experiments' writeups are added and scaled down to **15 marks**.
- The laboratory test (duration 02/03 hours) after completion of all the experiments shall be conducted for 50 marks and scaled down to 10 marks.
- Scaled-down marks of write-up evaluations and tests added will be CIE marks for the laboratory component of IPCC for **25 marks**.
- The student has to secure 40% of 25 marks to qualify in the CIE of the practical component of the IPCC.

#### SEE for IPCC

Theory SEE will be conducted by University as per the scheduled timetable, with common question papers for the

#### course (duration 03 hours)

- 1. The question paper will have ten questions. Each question is set for 20 marks.
- 2. There will be 2 questions from each module. Each of the two questions under a module (with a maximum of 3 sub-questions), **should have a mix of topics** under that module.
- 3. The students have to answer 5 full questions, selecting one full question from each module.
- 4. Marks scored by the student shall be proportionally scaled down to 50 Marks

# The theory portion of the IPCC shall be for both CIE and SEE, whereas the practical portion will have a CIE component only. Questions mentioned in the SEE paper may include questions from the practical component.

- The minimum marks to be secured in CIE to appear for SEE shall be 10 (40% of maximum marks-25) in the theory component and 10 (40% of maximum marks -25) in the practical component. The laboratory component of the IPCC shall be for CIE only. However, in SEE, the questions from the laboratory component shall be included. The maximum of 04/05 sub-questions are to be set from the practical component of IPCC, the total marks of all questions should not be more than 20 marks.
- SEE will be conducted for 100 marks and students shall secure 35% of the maximum marks to qualify for the SEE. Marks secured will be scaled down to 50.
- The student is declared as a pass in the course if he/she secures a minimum of 40% (40 marks out of 100) in the sum total of the CIE (Continuous Internal Evaluation) and SEE (Semester End Examination) taken together.

# Suggested Learning Resources:

Books

- **1.** Albert Malvino, David J Bates, Electronic Principles, 7<sup>th</sup> Edition, Mc Graw Hill Education, 2017, ISBN:978-0-07-063424-4.
- 2. Microelectronic Circuits, Theory and Applications, Adel S Sedra, Kenneth C Smith, 6thEdition, Oxford, 2015.ISBN:978-0-19-808913-1

Web links and Video Lectures (e-Resources):

- 1. Integrated Electronics: Analog and Digital Circuits and Systems, Jacob Millman, Christos C. Halkias, McGraw-Hill, 2015.
- 2. Electronic Devices and Circuit, Boylestad & Nashelsky, Eleventh Edition, Pearson, January 2015.

Activity Based Learning (Suggested Activities in Class)/ Practical Based learning

Network	Analysis	Semester	3
Course Code	<b>BEC304</b>	CIE Marks	50
Teaching Hours/Week (L:T:P: S)	3:0:0	SEE Marks	50
Total Hours of Pedagogy	40	Total Marks	100
Credits	03	Exam Hours	3
Examination type (SEE)	Theory		

#### **Course objectives:**

- 1. Apply mesh and nodal techniques to solve an electrical network.
- 2. Solve different problems related to Electrical circuits using Network Theorems and Two port network.
- 3. Familiarize with the use of Laplace transforms to solve network problems.
- 4. Study two port network parameters and their applications.
- 5. Study of RLC Series and parallel tuned circuit.

# **Teaching-Learning Process (General Instructions)**

These are sample Strategies, which teachers can use to accelerate the attainment of the various course outcomes.

These are sample Strategies, which teacher can use to accelerate the attainment of the various course outcomes.

- Lecture method (L) does not mean only traditional lecture method, but different type of teaching methods may be adopted to develop the outcomes.
- Encourage collaborative (Group)Learning in the class.
- Ask at least three HOTS(Higher order Thinking)questions in the class, which promotes critical thinking.
- Adopt Problem Based Learning (PBL), which fosters students' Analytical skills, develop thinking skills such as the ability to evaluate, generalize, and analyze information rather than simply recall it.
- Topics will be introduced in a multiple representation.
- Show the different ways to solve the same problem and encourage the students to come up with their own creative ways to solve them.
- Discuss how every concept can be applied to the real world-and when that's possible, it helps improve the students' understanding.
- Adopt Flipped class technique by sharing the materials/Sample Videos prior to the class and have discussions on the topic in the succeeding classes.

# Module-1

**Basic Concepts:** Practical sources, Source transformations, Network reduction using Star - Delta transformation, Loop and node analysis with linearly dependent and independent sources for DC and AC networks.

#### Module-2

**Network Theorems:** Superposition, Millman's theorems, Thevenin's and Norton's theorems, Maximum Power transfer theorem.

#### Module-3

**Transient behavior and initial conditions:** Behavior of circuit elements under switching condition and their Representation, evaluation of initial and final conditions in RL, RC and

RLC circuits for AC and DC excitations.

# Module-4

**Laplace Transformation & Applications:** Solution of networks, step, ramp and impulse responses, waveform Synthesis.

# Module-5

**Two port network parameters:** Definition of Z,Y, h and Transmission parameters, modelling with these parameters, relationship between parameters sets.

# **Resonance:**

**Series Resonance:** Variation of Current and Voltage with Frequency, SelectivityandBandwidth,Q-Factor,CircuitMagnificationFactor,Selectivity with Variable Capacitance, Selectivity with Variable Inductance.

**Parallel Resonance:** Selectivity and Bandwidth, Maximum Impedance Conditions with C, Land f Variable, current in Anti-Resonant Circuit, The General Case-Resistance Present in both Branches.

# **Course outcome (Course Skill Set)**

At the end of the course, the student will be able to :

- 1. Determine currents and voltages using source transformation/ source shifting/ mesh/ nodal analysis and reduce given network using star- delta transformation.
- 2. Solve problems by applying Network Theorems and electrical laws to reduce circuit complexities and to arrive at feasible solutions.
- 3. Analyse the circuit parameters during switching transients and apply Laplace transform to solve the given network
- 4. Evaluate the frequency response for resonant circuits and the network parameters for two port networks

# Assessment Details (both CIE and SEE)

The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 40% of the maximum marks (20 marks out of 50) and for the SEE minimum passing mark is 35% of the maximum marks (18 out of 50 marks). The student is declared as a pass in the course if he/she secures a minimum of 40% (40 marks out of 100) in the sum total of the CIE (Continuous Internal Evaluation) and SEE (Semester End Examination) taken together.

# **Continuous Internal Evaluation:**

- There are 25 marks for the CIE's Assignment component and 25 for the Internal Assessment Test component.
- Each test shall be conducted for 25 marks. The first test will be administered after 40-50% of the coverage of the syllabus, and the second test will be administered after 85-90% of the coverage of the syllabus. The average of the two tests shall be scaled down to 25 marks
- Any two assignment methods mentioned in the 22OB2.4, if an assignment is project-based then only one assignment for the course shall be planned. The schedule for assignments shall be planned properly by the course teacher. The teacher should not conduct two assignments at the end of the semester if two assignments are planned. Each assignment shall be conducted for 25 marks. (If two assignments are conducted then the sum of the two assignments shall be scaled down to 25 marks)
- The final CIE marks of the course out of 50 will be the sum of the scale-down marks of tests and assignment/s marks.

Internal Assessment Test question paper is designed to attain the different levels of Bloom's taxonomy as per the outcome defined for the course.

# **Semester-End Examination:**

Theory SEE will be conducted by University as per the scheduled timetable, with common question papers for the course (**duration 03 hours**).

- 1. The question paper will have ten questions. Each question is set for 20 marks.
- 2. There will be 2 questions from each module. Each of the two questions under a module (with a maximum of 3 sub-questions), **should have a mix of topics** under that module.

3 The students have to answer 5 full questions selecting one full question from each module Suggested Learning Resources:

# Books

- 1. M.E.Van Valkenburg (2000), Network Analysis, Prentice Hall of India, 3<sup>rd</sup>edition, 2000, ISBN:9780136110958.
- 2. Roy Choudhury-Networks and Systems, 2<sup>nd</sup> edition, New Age International Publications, 2006, ISBN: 9788122427677

# **ReferenceBooks:**

- **3.** Hayt, Kemmerly and Durbin-Engineering Circuit Analysis, **TMH**7<sup>th</sup> Edition, 2010.
- 4. **J.**David Irwin/ R.Mark Nelms- Basic Engineering Circuit Analysis JohnWiley,8<sup>th</sup>ed,2006.
- 5. Charles K Alexander and Mathew NO Sadiku-Fundamentals of Electric Circuits, Tata McGraw-Hill,3rc1 Ed,2009.

Web links and Video Lectures (e-Resources):

• .

•

Activity Based Learning (Suggested Activities in Class)/ Practical Based learning

	Analog and Digital Sy	vstems Design Laboratory	Semester	3			
Course	Code	BECL305	CIE Marks	50			
Teachir	ng Hours/Week (L:T:P: S)	0:0:2	SEE Marks	50			
Credits		01	Exam Hours	100			
Examin	Examination type (SEE) Theory/Practical/Viva-Voce /Term-work/Others						
Course	Course objectives:						
This la	boratory course enables students	to					
• Under	rstand the electronic circuit schen	natic and its working					
• Realiz	e and test amplifier and oscillator	circuits for the given specifications					
• Realiz	ze the opamp circuits for the appli	cations such as DAC, implement mathematical	functions and prec	ision			
rectifie	rs.						
• Study	the static characteristics of SCR a	nd test the RC triggering circuit.					
• Desig	n and test the combinational and	sequential logic circuits for their functionalitie	S.				
• Use th	ne suitable ICs based on the specif	ications and functions.					
SI.NO	<b>Experiments (</b> <i>All t</i>	he experiments has to be conducted using discre	ete components <b>)</b>				
1	Design and set up the BJT comm gain- bandwidth product, input	on emitter voltage amplifier with and without and output impedances.	feedback and deter	rmine the			
2	Design and set-up BJT/FET i) Colpitts Oscillator, ii) Crystal Oscillator						
3	Design and set up the circuits using opamp: i) Adder, ii) Integrator, iii) Differentiator and iv) Comparator						
4	Design 4-bit R – 2R Op-Amp Digital to Analog Converter (i) for a 4-bit binary input using toggle switches (ii) by generating digital inputs using mod-16						
5	Design and implement (a) Half A Full subtractor using NAND gate	Adder & Full Adder using basic gates and NANI s, (c) 4-variable function using IC74151(8:1M	D gates, (b) Half sub UX).	otractor &			
6	Realize (i) Binary to Gray code and vice versa	conversion & vice-versa (IC74139), (ii) BCD	to Excess-3 code co	onversion			
7	a) Realize using NAND Gates: i) Master-Slave JK Flip-Flop, ii) D Flip-Flop and iii) T Flip-Flop b) Realize the shift registers using IC7474/7495: (i) SISO (ii) SIPO (iii) PISO (iv) PIPO (v) Ring counter and (vi) Johnson counter.						
8	Realize a) Design Mod – N Syn Counter using IC7490 / 7476 c)	chronous Up Counter & Down Counter using Synchronous counter using IC74192	7476 JK Flip-flop	b) Mod-N			
		Demonstration Experiments ( For CIE )					
9	Design and Test the second orde	er Active Filters and plot the frequency respons	se,				
	i) Low pass and High	bass Filter					
	11) Bandpass and Band	stop Filter					
10	Design and test the following us	ing 555 timer					
	i) Monostable Multivibraator						
	ii) Astable Multivibrat	or					
11	Design and Test a Regulated Pov	ver supply					
12	Design and test an audio amplifi	er hy connecting a microphone input and obse	rve the output usin	o a loud			
14	speaker.	er by connecting a microphone input and obse	i ve the output usin				

#### Course outcomes (Course Skill Set):

At the end of the course the student will be able to:

- 1. Design and analyze the BJT/FET amplifier and oscillator circuits.
- 2. Design and test Opamp circuits to realize the mathematical computations, DAC and precision rectifiers.
- 3. Design and test the combinational logic circuits for the given specifications.
- 4. Test the sequential logic circuits for the given functionality.
- 5. Demonstrate the basic circuit experiments using 555 timer.

#### Assessment Details (both CIE and SEE)

The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 40% of the maximum marks (20 marks out of 50) and for the SEE minimum passing mark is 35% of the maximum marks (18 out of 50 marks). A student shall be deemed to have satisfied the academic requirements and earned the credits allotted to each subject/ course if the student secures a minimum of 40% (40 marks out of 100) in the sum total of the CIE (Continuous Internal Evaluation) and SEE (Semester End Examination) taken together.

#### **Continuous Internal Evaluation (CIE):**

CIE marks for the practical course are **50 Marks**.

The split-up of CIE marks for record/ journal and test are in the ratio **60:40**.

- Each experiment is to be evaluated for conduction with an observation sheet and record write-up. Rubrics for the evaluation of the journal/write-up for hardware/software experiments are designed by the faculty who is handling the laboratory session and are made known to students at the beginning of the practical session.
- Record should contain all the specified experiments in the syllabus and each experiment write-up will be evaluated for 10 marks.
- Total marks scored by the students are scaled down to **30 marks** (60% of maximum marks).
- Weightage to be given for neatness and submission of record/write-up on time.
- Department shall conduct a test of 100 marks after the completion of all the experiments listed in the syllabus.
- In a test, test write-up, conduction of experiment, acceptable result, and procedural knowledge will carry a weightage of 60% and the rest 40% for viva-voce.
- The suitable rubrics can be designed to evaluate each student's performance and learning ability.
- The marks scored shall be scaled down to **20 marks** (40% of the maximum marks).

The Sum of scaled-down marks scored in the report write-up/journal and marks of a test is the total CIE marks scored by the student.

#### Semester End Evaluation (SEE):

- SEE marks for the practical course are 50 Marks.
- SEE shall be conducted jointly by the two examiners of the same institute, examiners are appointed by the Head of the Institute.
- The examination schedule and names of examiners are informed to the university before the conduction of the examination. These practical examinations are to be conducted between the schedule mentioned in the academic calendar of the University.
- All laboratory experiments are to be included for practical examination.
- (Rubrics) Breakup of marks and the instructions printed on the cover page of the answer script to be strictly adhered to by the examiners. **OR** based on the course requirement evaluation rubrics shall be decided jointly by examiners.
- Students can pick one question (experiment) from the questions lot prepared by the examiners jointly.

• Evaluation of test write-up/ conduction procedure and result/viva will be conducted jointly by examiners. General rubrics suggested for SEE are mentioned here, writeup-20%, Conduction procedure and result in -60%, Viva-voce 20% of maximum marks. SEE for practical shall be evaluated for 100 marks and scored marks shall be scaled down to 50 marks (however, based on course type, rubrics shall be decided by the examiners) Change of experiment is allowed only once and 15% of Marks allotted to the procedure part are to be made zero.

The minimum duration of SEE is 02 hours

#### Suggested Learning Resources:

- 1. David A Bell, "Fundamentals of Electronic Devices and Circuits Lab Manual", 5th Edition, 2009, Oxford University Press.
- 2. Albert Malvino, David J Bates, Electronic Principles, 7th Edition, Mc Graw Hill Education, 2017.
- 3. Fundamentals of Logic Design, Charles H Roth Jr., Larry L Kinney, Cengage Learning, 7th Edition.

Electronic Devices Se			3
Course Code	BEC306A	CIE Marks	50
Teaching Hours/Week (L:T:P: S)	3:0:0	SEE Marks	50
Total Hours of Pedagogy	40	Total Marks	100
Credits	03	Exam Hours	3
Examination type (SEE)	Theory		

Course objectives: This course will enable students to:

- Understand the basics of semiconductor physics and electronic devices.
- Describe the mathematical models BJTs and FETs along with the constructional details.
- Understand the construction and working principles of optoelectronic devices
- Understand the fabrication process of semiconductor devices and CMOS process integration.

#### **Teaching-Learning Process (General Instructions)**

These are sample Strategies, which teachers can use to accelerate the attainment of the various course outcomes.

These are sample Strategies, which teacher can use to accelerate the attainment of the various course outcomes.

- Lecture method(L) does not mean only traditional lecture method, but different type of teaching methods may be adopted to develop the outcomes.
- Encourage collaborative(Group)Learning in the class.
- Ask at least three HOTS(Higher order Thinking)questions in the class, which promotes critical thinking.
- Adopt Problem Based Learning (PBL), which fosters students' Analytical skills, develop thinking skills such as the ability to evaluate, generalize, and analyze information rather than simply recall it.
- Topics will be introduced in a multiple representation.
- Show the different ways to solve the same problem and encourage the students to come up with their own creative ways to solve them.
- Discuss how every concept can be applied to the realworld-and when that's possible, it helps improve the students' understanding.
- Adopt Flipped class technique by sharing the materials/Sample Videos prior to the class and have discussions on the topic in the succeeding classes.

Module-1

#### Semiconductors

Bonding forces in solids, Energy bands, Metals, Semiconductors and Insulators, Direct and Indirect semiconductors, Electrons and Holes, Intrinsic and Extrinsic materials, Conductivity and Mobility, Drift and Resistance, Effects of temperature and doping on mobility, Hall Effect.

#### (Text1:3.1.1,3.1.2,3.1.3,3.1.4,3.2.1,3.2.3,3.2.4,3.4.1,3.4.2,3.4.3,3.4.5).

#### Module-2

#### **PN Junctions**

Forward and Reverse biased junctions-Qualitative description of Current flow at a junction, reverse bias, Reverse bias breakdown- Zener breakdown, avalanche breakdown, Rectifiers.(Text1:5.3.1,5.3.3,5.4,5.4.1,5.4.2,5.4.3) Optoelectronic Devices Photodiodes: Current and Voltage in an Illuminated Junction, Solar Cells, Photodetectors. Light Emitting Diode: Light Emitting materials. (Text1:8.1.1,8.1.2,8.1.3,8.2,8.2.1),

#### Module-3

#### **Bipolar Junction Transistor**

Fundamentals of BJT operation, Amplification with BJTS,BJT Fabrication, The coupled Diode model(Ebers-Moll Model),Switching operation of a transistor, Cutoff, saturation, switching cycle, specifications, Drift in the base region, Base narrowing, Avalanche breakdown.

(Text1:7.1,7.2,7.3,7.5.1,7.6,7.7.1,7.7.2, 7.7.3)

#### Module-4

#### **Field Effect Transistors**

Basic pn JFET Operation, Equivalent Circuit and Frequency Limitations, MOSFET-Two terminal MO Sstructure-Energy band diagram, Ideal Capacitance

-Voltage Characteristics and Frequency Effects, Basic MOSFET Operation- MOSFET structure, Current-Voltage Characteristics.

(Text2:9.1.1,9.4,9.6.1,9.6.2,9.7.1,9.7.2,9.8.1,9.8.2).

#### Module-5

#### Fabrication of p-n junctions

Thermal Oxidation, Diffusion, Rapid Thermal Processing, Ion implantation, chemical vapour deposition, photolithography, Etching, metallization. (**Text 1: 5.1**)

#### **Integrated Circuits**

Background, Evolution of ICs, CMOS Process Integration, Integration of Other Circuit Elements.(Text 1:9.1,9.2,9.3.1,9.3.3).

#### Course outcome (Course Skill Set)

At the end of the course, the student will be able to :

1. Understand the principles of semiconductor Physics

- 2. Understand the principles and characteristics of different types of semiconductor devices
- 3. Understand the fabrication process of semiconductor devices
- 4. Utilize the mathematical models of semiconductor junctions for circuits and systems.
- 5. Identify the mathematical models of MOS transistors for circuits and systems.

# Assessment Details (both CIE and SEE)

The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 40% of the maximum marks (20 marks out of 50) and for the SEE minimum passing mark is 35% of the maximum marks (18 out of 50 marks). The student is declared as a pass in the course if he/she secures a minimum of 40% (40 marks out of 100) in the sum total of the CIE (Continuous Internal Evaluation) and SEE (Semester End Examination) taken together.

#### **Continuous Internal Evaluation:**

- There are 25 marks for the CIE's Assignment component and 25 for the Internal Assessment Test component.
- Each test shall be conducted for 25 marks. The first test will be administered after 40-50% of the coverage of the syllabus, and the second test will be administered after 85-90% of the coverage of the syllabus. The average of the two tests shall be scaled down to 25 marks
- Any two assignment methods mentioned in the 220B2.4, if an assignment is project-based then only one assignment for the course shall be planned. The schedule for assignments shall be planned properly by the course teacher. The teacher should not conduct two assignments at the end of the semester if two assignments are planned. Each assignment shall be conducted for 25 marks. (If two assignments are conducted then the sum of the two assignments shall be scaled down to 25 marks)
- The final CIE marks of the course out of 50 will be the sum of the scale-down marks of tests and assignment/s marks.

Internal Assessment Test question paper is designed to attain the different levels of Bloom's taxonomy as per the outcome defined for the course.

#### Semester-End Examination:

Theory SEE will be conducted by University as per the scheduled timetable, with common question papers for the course (**duration 03 hours**).

- 1. The question paper will have ten questions. Each question is set for 20 marks.
- 2. There will be 2 questions from each module. Each of the two questions under a module (with a maximum of 3 sub-questions), **should have a mix of topics** under that module.
- 3. The students have to answer 5 full questions, selecting one full question from each module.
- 4. Marks scored shall be proportionally reduced to 50 marks

#### Suggested Learning Resources:

#### Books

- 1. Ben. G. Streetman, Sanjay Kumar Banerjee, "Solid State Electronic Devices",7<sup>th</sup>Edition,Pearson Education,2016,ISBN978-93-325-5508-2.
- 2. Donald A Neamen, Dhrubes Biswas, "Semiconductor Physics and Devices", 4<sup>th</sup>Edition,McGraw Hill Education, 2012,ISBN 978-0-07- 107010-2.

#### **ReferenceBooks:**

- 3. S.M.Sze,KwokK.Ng,"PhysicsofSemiconductorDevices",3<sup>rd</sup>Edition, Wiley,2018.
- 4. AdirBar-Lev,"SemiconductorandElectronicDevices",3<sup>rd</sup>Edition,PHI, 1993

#### Web links and Video Lectures (e-Resources):

٠

٠

.

Activity Based Learning (Suggested Activities in Class)/ Practical Based learning

Sensors and Instrumentation		Semester	3
Course Code	BEC306B	CIE Marks	50
Teaching Hours/Week (L:T:P: S)	3:0:0	SEE Marks	50
Total Hours of Pedagogy	40	Total Marks	100
Credits	03	Exam Hours	3
Examination type (SEE)	Theory		

#### **Course objectives:**

- Understand various technologies associated in manufacturing of sensors
- Acquire knowledge about types of sensors used in modern digital systems
- Get acquainted about material properties required to make sensors
- Understand types of instrument errors and circuits for multirange Ammeters and Voltmeters.
- Describe principle of operation of digital measuring instruments and Bridges.
- Understand the operations of transducers and instrumentation amplifiers.

#### **Teaching-Learning Process (General Instructions)**

These are sample Strategies, which teacher can use to accelerate the attainment of the various course outcomes.

- Lecture method(L) does not mean only traditional lecture method, but different type of teaching methods may be adopted to develop the outcomes.
- Encourage collaborative(Group)Learning in the class.
- Ask at least three HOTS(Higher order Thinking)questions in the class, which promotes critical thinking.
- Adopt Problem Based Learning (PBL), which fosters students' Analytical skills, develop thinking skills such as the ability to evaluate, generalize, and analyze information rather than simply recall it.
- Topics will be introduced in a multiple representation.
- Show the different ways to solve the same problem and encourage the students to come up with their own creative ways to solve them.
- Discuss how every concept can be applied to the realworld-and when that's possible, it helps improve the students' understanding.
- Adopt Flipped class technique by sharing the materials/Sample Videos prior to the class and have discussions on the topic in the succeeding classes.

#### Module-1

#### Introduction to sensor based measurement systems:

General concepts and terminology, sensor classification, Primary Sensors, material for sensors, microsensor technology. (Text 1)

#### Module-2

**Self-generating** Sensors-Thermoelectric sensors, piezoelectric sensors, pyroelectric sensors, photovoltaic sensors, electrochemical sensors. (Text 1)

#### Module-3

**Principles of Measurement:** Static Characteristics, Error in Measurement, Types of Static Error.(Text 2: 1.2-1.6)

Multirange Ammeters, Multirange voltmeter.(Text2:3.2,4.4)

**Digital Voltmeter:** Ramp Technique, Dual slope integrating Type DVM, Direct Compensation type and Successive Approximations type DVM (Text 2: 5.1-5.3, 5.5,5.6)

#### Module-4

**Digital Multimeter:** Digital Frequency Meter and Digital Measurement of Time, Function Generator. **Bridges:** Measurement of resistance: Wheatstone's Bridge, AC Bridges - Capacitance and Inductance Comparison bridge, Wien's bridge. (Text2:refer 6.2,6.3 up to 6.3.2, 6.4 up to 6.4.2, 8.8, 11.2, 11.8 -11.10, 11.14).

Module-5				
Transducers: Introduction, Electrical Transducer, Resistive Transducer, Resistive position Transducer,				
Resistance Wire Strain Gauges, Resistance Thermometer, Thermistor, LVDT.				
(Text2:13.1-13.3,13.5, 13.6 up to 13.6.1,13.7,13.8,13.11).				
Instrumentation Amplifier using Transducer Bridge, Temperature indicators using Thermometer,				
Analog Weight Scale(Text2:14.3.3, 14.4.1, 14.4.3).				
Course outcome (Course Skill Set)				
At the end of the course, the student will be able to :				
1. Understand the material properties required to make sensors				
2. Understand the principle of transducers for measuring physical parameters.				
3. Describe the manufacturing process of sensors				
4. Analyze the instrument characteristics and errors.				

5. Describe the principle of operation and develop circuits for multirange Ammeters, Voltmeters and Bridges to measure passive component values and frequency.

#### Assessment Details (both CIE and SEE)

The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 40% of the maximum marks (20 marks out of 50) and for the SEE minimum passing mark is 35% of the maximum marks (18 out of 50 marks). The student is declared as a pass in the course if he/she secures a minimum of 40% (40 marks out of 100) in the sum total of the CIE (Continuous Internal Evaluation) and SEE (Semester End Examination) taken together.

#### **Continuous Internal Evaluation:**

- There are 25 marks for the CIE's Assignment component and 25 for the Internal Assessment Test component.
- Each test shall be conducted for 25 marks. The first test will be administered after 40-50% of the coverage of the syllabus, and the second test will be administered after 85-90% of the coverage of the syllabus. The average of the two tests shall be scaled down to 25 marks
- Any two assignment methods mentioned in the 22OB2.4, if an assignment is project-based then only one assignment for the course shall be planned. The schedule for assignments shall be planned properly by the course teacher. The teacher should not conduct two assignments at the end of the semester if two assignments are planned. Each assignment shall be conducted for 25 marks. (If two assignments are conducted then the sum of the two assignments shall be scaled down to 25 marks)
- The final CIE marks of the course out of 50 will be the sum of the scale-down marks of tests and assignment/s marks.

Internal Assessment Test question paper is designed to attain the different levels of Bloom's taxonomy as per the outcome defined for the course.

#### Semester-End Examination:

Theory SEE will be conducted by University as per the scheduled timetable, with common question papers for the course (**duration 03 hours**).

- 1. The question paper will have ten questions. Each question is set for 20 marks.
- 2. There will be 2 questions from each module. Each of the two questions under a module (with a maximum of 3 sub-questions), **should have a mix of topics** under that module.
- 3. The students have to answer 5 full questions, selecting one full question from each module.
- 4. Marks scored shall be proportionally reduced to 50 marks

#### **Suggested Learning Resources:**

#### Books

- 1. "Sensors and Signal Conditioning", Ramon Pallas Areny, JohnG. Webster,2<sup>nd</sup> edition, John Wiley and Sons,2000
- 2. H.S.Kalsi, "Electronic Instrumentation", Mc Graw Hill,3<sup>rd</sup>Edition,2012,ISBN:9780070702066.

#### **Reference Books**

- DavidA. Bell,"Electronic Instrumentation & Measurements", Oxford University Press PHI 2<sup>nd</sup>Edition, 2006,ISBN 81-203-2360-2.
- **2.** D. HelfrickandW.D. Cooper, "Modern Electronic Instrumentation and Measuring Techniques", Pearson, 1<sup>st</sup>Edition, 2015, ISBN: 9789332556065.

#### Web links and Video Lectures (e-Resources):

Activity Based Learning (Suggested Activities in Class)/ Practical Based learning

• .

•

Computer Organization and Architecture		Semester	3
Course Code	BEC306C	CIE Marks	50
Teaching Hours/Week (L:T:P: S)	3:0:0	SEE Marks	50
Total Hours of Pedagogy	40	Total Marks	100
Credits	03	Exam Hours	3
Examination type (SEE)	Theory		

**Course objectives:** This course will enable students to:

- Explain the basic sub systems of a computer, their organization, structure and operation.
- Illustrate the concept of programs as sequences of machine instructions.
- Demonstrate different ways of communicating with I/O devices
- Describe memory hierarchy and concept of virtual memory.
- Illustrate organization of simple pipelined processor and other computing systems.

# **Teaching-Learning Process (General Instructions)**

These are sample Strategies, which teachers can use to accelerate the attainment of the various course outcomes.

These are sample Strategies, which teacher can use to accelerate the attainment of the various course outcomes.

- Lecture method (L) does not mean only traditional lecture method, but different type of teaching methods may be adopted to develop the outcomes.
- Encourage collaborative (Group) Learning in the class.
- Ask at least three HOTS(Higher order Thinking)questions in the class, which promotes critical thinking.
- Adopt Problem Based Learning (PBL), which fosters students' Analytical skills, develop thinking skills such as the ability to evaluate, generalize, and analyze information rather than simply recall it.
- Topics will be introduced in a multiple representation.
- Show the different ways to solve the same problem and encourage the students to come up with their own creative ways to solve them.
- Discuss how every concept can be applied to the real world-and when that's possible, it helps improve the students' understanding.
- Adopt Flipped class technique by sharing the materials/Sample Videos prior to the class and have discussions on the topic in the succeeding classes.

# Module-1

**Basic Structure of Computers:** Computer Types, Functional Units, Basic Operational Concepts, Bus Structures, Software, Performance -Processor Clock, Basic Performance Equation(**upto1.6.2ofChap1ofText**).

**Machine Instructions and Programs:** Numbers, Arithmetic Operations and Characters, IEEE standard for Floating point Numbers, Memory Location and Addresses, Memory Operations, Instructions and Instruction Sequencing (up to 2.4.6 of Chap 2 and 6.7.1 of Chap 6 of Text).

# Module-2

Addressing Modes, Assembly Language, Basic Input and Output Operations, Stacks and Queues, Subroutines, Additional Instructions (from2.4.7ofChap2, except 2.9.3, 2.11 & 2.12 of Text).

# Module-3

**Input/ Output Organization:** Accessing I/O Devices, Interrupts -Interrupt Hardware, Enabling and Disabling Interrupts, Handling Multiple Devices, Controlling Device Requests, Direct Memory Access (upto4.2.4and4.4except4.4.1ofChap4ofText).

#### Module-4

**Memory System:** Basic Concepts, Semiconductor RAM Memories-Internal organization of memory chips, Static memories, Asynchronous DRAMS, Read Only Memories, Cash Memories, Virtual Memories, Secondary Storage- Magnetic Hard Disks (5.1,5.2,5.2.1,5.2.2,5.2.3,5.3,5.5(except 5.5.1 to 5.5.4), 5.7 (except 5.7.1), 5.9, 5.9.1 of Chap 5 of Text).

#### Module-5

**Basic Processing Unit:** Some Fundamental Concepts, Execution of a Complete Instruction, Multiple Bus Organization, Hardwired Control, Microprogrammed Control (**up to 7.5 except 7.5.1 to7.5.6 of Chap 7 of Text**).

# Course outcome (Course Skill Set)

At the end of the course, the student will be able to :

- 1. Explain the basic organization of a computer system.
- 2. Describe the addressing modes, instruction formats and program control statement.
- 3. Explain different ways of accessing an input/ output device including interrupts.
- 4. Illustrate the organization of different types of semiconductor and other secondary storage memories.
- 5. Illustrate simple processor organization based on hard wired control and microprogrammed control.

# Assessment Details (both CIE and SEE)

The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 40% of the maximum marks (20 marks out of 50) and for the SEE minimum passing mark is 35% of the maximum marks (18 out of 50 marks). The student is declared as a pass in the course if he/she secures a minimum of 40% (40 marks out of 100) in the sum total of the CIE (Continuous Internal Evaluation) and SEE (Semester End Examination) taken together.

# **Continuous Internal Evaluation:**

- There are 25 marks for the CIE's Assignment component and 25 for the Internal Assessment Test component.
- Each test shall be conducted for 25 marks. The first test will be administered after 40-50% of the coverage of the syllabus, and the second test will be administered after 85-90% of the coverage of the syllabus. The average of the two tests shall be scaled down to 25 marks
- Any two assignment methods mentioned in the 22OB2.4, if an assignment is project-based then only one assignment for the course shall be planned. The schedule for assignments shall be planned properly by the course teacher. The teacher should not conduct two assignments at the end of the semester if two assignments are planned. Each assignment shall be conducted for 25 marks. (If two assignments are conducted then the sum of the two assignments shall be scaled down to 25 marks)
- The final CIE marks of the course out of 50 will be the sum of the scale-down marks of tests and assignment/s marks.

Internal Assessment Test question paper is designed to attain the different levels of Bloom's taxonomy as per the outcome defined for the course.

# **Semester-End Examination:**

Theory SEE will be conducted by University as per the scheduled timetable, with common question papers for the course (**duration 03 hours**).

- 1. The question paper will have ten questions. Each question is set for 20 marks.
- 2. There will be 2 questions from each module. Each of the two questions under a module (with

a maximum of 3 sub-questions) should have a mix of tonics under that module Suggested Learning Resources:

# Book

1. Carl Hamacher, Zvonko Vranesic, Safwat Zaky: Computer Organization, 5<sup>th</sup>Edition,Tata McGrawHill,2002.

# **ReferenceBooks:**

- 2. David A. Patterson, John L. Hennessy: Computer Organization and Design-The Hardware/ Software InterfaceARM Edition, 4<sup>th</sup> Edition, Elsevier,2009.
- 3. William Stallings: Computer Organization & Architecture, 7<sup>th</sup> Edition, PHI, 2006.
- 4. Vincent P. Heuring & Harry F. Jordan: Computer Systems Design and Architecture, 2<sup>nd</sup> Edition, Pearson Education, 2004.

Web links and Video Lectures (e-Resources):

• .

•

Activity Based Learning (Suggested Activities in Class)/ Practical Based learning
Applied Numerical M	Semester	3	
Course Code	BEC306D	CIE Marks	50
Teaching Hours/Week (L:T:P: S)	3:0:0:0	SEE Marks	50
Total Hours of Pedagogy	40	Total Marks	100
Credits	03	Exam Hours	03
Examination type (SEE)	Theory		

**Course objectives:** 

- To provide the knowledge and importance of error analysis in engineering problems
- To represent and solve an application problem using a system of linear equations
- Analyzeregression **data** to choose the most appropriate model for a situation.
- Familiarize with the ways of solving complicated mathematical problems numerically
- Prepare to solve mathematical models represented by initial or boundary value problems

# **Teaching-Learning Process**

# **Pedagogy (General Instructions):**

These are sample Strategies, teachers can use to accelerate the attainment of the various course outcomes.

- 1. In addition to the traditional lecture method, different innovative teaching methods may be adopted so that the delivered lessons shall develop students' theoretical and applied Mathematical skills.
- 2. State the need for Mathematics with Engineering Studies and Provide real-life examples.
- 3. Support and guide the students for self-study.
- 4. You will assign homework, grading assignments and quizzes, and documenting students' progress.
- 5. Encourage the students to group learning to improve their creative and analytical skills.
- 6. Show short related video lectures in the following ways:
  - As an introduction to new topics (pre-lecture activity).
  - As a revision of topics (post-lecture activity).
  - As additional examples (post-lecture activity).
  - As an additional material of challenging topics (pre-and post-lecture activity).
  - As a model solution of some exercises (post-lecture activity).

# Module-1: Errors in computations and Root of the equations

Approximations and Round Off -Errors in computation: Error definitions, Round-Offerrors, Truncation errors and the Taylor series-The Taylor series, Error Propagation, Total numerical error,Absolute,Relative and percentage errors,Blunders, Formulation errors and data uncertainty. Roots of equations: Simple fixed point iteration methods. Secant Method, Muller's method, and Graeffe's Roots Squaring Method. Aitkin's Method. **(8 hours)** 

(RBT Levels: L1, L2 and L3)

# Module-2: Solution of System of Linear Equations

Rank of the matrix, Echelon form, Linearly dependent and independent equations, Solutions for linear equations, Partition method, Croute's Triangularisation method. Relaxation method. Solution of non-linear simultaneous equations by Newton-Raphson method. Eigen Values and properties, Eigen Vectors, Bounds on Eigen Values, Jacobi's method, Given's method for symmetric matrices. (8 hours)

(RBT Levels: L1, L2 L3)

# **Module-3: Curve Fitting**

Least-Squares Regression: Linear Regressions, Polynomial regressions, Multiple Linear regressions, General Linear Least squares, Nonlinear Regressions, QR Factorization. Curve Fitting with Sinusoidal Functions

Introduction to Splines, Linear Splines, Quadratic Splines, Cubic Splines. Bilinear Interpolation. (8 hours)

#### (RBT Levels: L1, L2 L3)

Module-4: Numerical integration, Difference equations and Boundary Value Problems

Romberg's method, Euler-Maclaurin formula, Gaussian integration for n = 2 and n=3. Numerical double integration by trapezoidal and Simpson's 1/3 rd rule. Solution of linear difference equations.

Boundary-Value Problems, Introduction. The Shooting Method, Finite-Difference Methods (8 hours)

(RBT Levels: L1, L2 and L3)

# Module-5: Numerical solution of partial differential equations

Classifications of second-order partial differential equations, Finite difference approximations to partial derivatives. Solution of:Laplace equation, Poisson equations, one-dimensional heat equation and wave equations. (8 hours)

# (RBT Levels: L1, L2 and L3)

# **Course outcome (Course Skill Set)**

At the end of the course, the student will be able to:

- 1. Explain and measure errors in numerical computations
- 2. Test for consistency and solve a system of linear equations.
- 3. Construct a function which closely fits given n-n-points of an unknown function.
- 4. Understand and apply the basic concepts related to solving problems by numerical differentiation and numerical integration.
- 5. Use appropriate numerical methods to study phenomena modelled as partial differential equations.

# Assessment Details (both CIE and SEE)

The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 40% of the maximum marks (20 marks out of 50) and for the SEE, the minimum passing mark is 35% of the maximum marks (18 out of 50 marks). The student is declared as a pass in the course if he/she secures a minimum of 40% (40 marks out of 100) in the sum total of the **CIE** (Continuous Internal Evaluation) and **SEE** (Semester End Examination) taken together.

# **Continuous Internal Evaluation:**

- There are 25 marks for the CIE's Assignment component and 25 for the Internal Assessment Test component.
- Each test shall be conducted for 25 marks. The first test will be administered after 40-50% of the coverage of the syllabus, and the second test will be administered after 85-90% of the coverage of the syllabus. The average of the two tests shall be scaled down to 25 marks
- Any two assignment methods mentioned in the 22OB2.4, if an assignment is projectbased then only one assignment for the course shall be planned. The schedule for assignments shall be planned properly by the course teacher. The teacher should not conduct two assignments at the end of the semester if two assignments are planned. Each assignment shall be conducted for 25 marks. (If two assignments are conducted then the sum of the two assignments shall be scaled down to 25 marks)
- The final CIE marks of the course out of 50 will be the sum of the scale-down marks of tests and assignment/s marks.

# The Internal Assessment Test question paper is designed to attain the different levels of Bloom's taxonomy as per the outcome defined for the course.

#### **Semester-End Examination:**

Theory SEE will be conducted by University as per the scheduled timetable, with common question papers for the course (**duration 03 hours**).

- 1. The question paper will have ten questions. Each question is set for 20 marks.
- 2. There will be 2 questions from each module. Each of the two questions under a module (with a maximum of 3 sub-questions), **should have a mix of topics** under that module.
- 3. The students have to answer 5 full questions, selecting one full question from each module.
- 4. Marks scored shall be proportionally reduced to 50 marks

#### **Suggested Learning Resources:**

# Books (Name of the author/Title of the Book/Name of the publisher/Edition and Year) Text Books:

- 1. Steven C. Chapra & Raymond P. Canale: "Numerical Methods for Engineers and Scientists", McGraw Hill, 8<sup>th</sup> Edition, 2020.
- 2. Steven C. Chapra: "Applied Numerical Methods with MATLAB for Engineers and Scientists", McGraw Hill, Fifth Edition, 2023.
- 3. **B. S. Grewal**: "Numerical Methods in Engineering & Science with programs in C, C++ and MATLAB", Khanna Publishers, 10<sup>h</sup>Ed., 2015.

# **Reference Books:**

- 1. John H. Mathews & Kurtis D. Frank: "Numerical Methods Using MATLAB", PHI Publications, 4<sup>th</sup> Edition, 2005.
- 2. Won Young Yang, Wenwu Cao, Tae Sang Chung, John Morris: "Applied Numerical Methods Using MATLAB", WILEY Interscience, Latest Edition, 2005.

#### Web links and Video Lectures (e-Resources):

- http://nptel.ac.in/courses.php?disciplineID=111
- http://www.class-central.com/subject/math(MOOCs)
- http://academicearth.org/
- VTU e-Shikshana Program
- VTU EDUSAT Program.

Activity-Based Learning (Suggested Activities in Class)/Practical-Based Learning

- Quizzes
- Assignments
- Seminar

Lab VIEW Programming Semester			3	
Course	Code	BEC358A	CIE Marks	50
Teaching Hours/Week (L:T:P: S) 0:0:2 SEE Marks				50
Credits 01 Total			100	
			Exam Hours	2
Examin	ation type (SEE)	Practical		
Course	objectives:			
•	Aware of various front panel contro	ls and indicators.		
•	Connect and manipulate nodes and	wires in the block diagram.		
•	Locate various tool bars and pull-do	own menus for the purpose of implementing spec	ific functions.	
•	Locate and utilize the context help	vindow.		
•	Familiar with LabVIEW and different	ent applications using it		
		in approvide doing in		
SI.NO	VI Progra	ms(using LabVIEW software)to realize the fol	lowing:	
1	Basic arithmetic operations: addit	on, subtraction, multiplication and division	0	
2	Boolean operations: AND, OR, X	OR, NOT and NAND		
3	Sum of 'n' numbers using 'for' lo	op		
4	Factorial of a given number using 'for' loop			
5	Determine square of a given number			
6	Factorial of a given number using	'while' loop		
7	Sorting even numbers using 'while' loop in an array			
8	Finding the array maximum and array minimum			
		Demonstration Experiments (For CIE)		
9	Build a Virtual Instrument that sir	nulates a heating and cooling system. The system	must be able to be c	controlled
	manually or automatically.			
10	Build a Virtual Instrument that sir	nulates a Basic Calculator (using formula node).		
11	Build a Virtual Instrument that sir	nulates a Water Level Detector.		
12	DemonstratehowtocreateabasicVI	whichcalculatestheareaandperimeterofacircle.		
Course	outcomes (Course Skill Set):			
At the e	end of the course the student will	be able to:		
•	Use LabVIEW to create data acqu	isition, analysis and display operations		
•	Create user interfaces with charts	graph and buttons		
•	Use the programming structures a	nd data types that exist in LabVIEW		
•	Use various editing and debuggin	g techniques.		

#### Assessment Details (both CIE and SEE)

The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 40% of the maximum marks (20 marks out of 50) and for the SEE minimum passing mark is 35% of the maximum marks (18 out of 50 marks). A student shall be deemed to have satisfied the academic requirements and earned the credits allotted to each subject/ course if the student secures a minimum of 40% (40 marks out of 100) in the sum total of the CIE (Continuous Internal Evaluation) and SEE (Semester End Examination) taken together.

#### **Continuous Internal Evaluation (CIE):**

CIE marks for the practical course are **50 Marks**.

The split-up of CIE marks for record/ journal and test are in the ratio **60:40**.

- Each experiment is to be evaluated for conduction with an observation sheet and record write-up. Rubrics for the evaluation of the journal/write-up for hardware/software experiments are designed by the faculty who is handling the laboratory session and are made known to students at the beginning of the practical session.
- Record should contain all the specified experiments in the syllabus and each experiment write-up will be evaluated for 10 marks.
- Total marks scored by the students are scaled down to **30 marks** (60% of maximum marks).
- Weightage to be given for neatness and submission of record/write-up on time.
- Department shall conduct a test of 100 marks after the completion of all the experiments listed in the syllabus.
- In a test, test write-up, conduction of experiment, acceptable result, and procedural knowledge will carry a weightage of 60% and the rest 40% for viva-voce.
- The suitable rubrics can be designed to evaluate each student's performance and learning ability.
- The marks scored shall be scaled down to **20 marks** (40% of the maximum marks).

The Sum of scaled-down marks scored in the report write-up/journal and marks of a test is the total CIE marks scored by the student.

#### Semester End Evaluation (SEE):

- SEE marks for the practical course are 50 Marks.
- SEE shall be conducted jointly by the two examiners of the same institute, examiners are appointed by the Head of the Institute.
- The examination schedule and names of examiners are informed to the university before the conduction of the examination. These practical examinations are to be conducted between the schedule mentioned in the academic calendar of the University.
- All laboratory experiments are to be included for practical examination.
- (Rubrics) Breakup of marks and the instructions printed on the cover page of the answer script to be strictly adhered to by the examiners. **OR** based on the course requirement evaluation rubrics shall be decided jointly by examiners.
- Students can pick one question (experiment) from the questions lot prepared by the examiners jointly.
- Evaluation of test write-up/ conduction procedure and result/viva will be conducted jointly by examiners. General rubrics suggested for SEE are mentioned here, writeup-20%, Conduction procedure and result in -60%, Viva-voce 20% of maximum marks. SEE for practical shall be evaluated for 100 marks and scored marks shall be scaled down to 50 marks (however, based on course type, rubrics shall be decided by the examiners)

Change of experiment is allowed only once and 15% of Marks allotted to the procedure part are to be made zero.

The minimum duration of SEE is 02 hours

Suggested Learning Resources:

- VirtualInstrumentationusingLABVIEW,JovithaJerome,PHI,2011
   VirtualInstrumentationusingLABVIEW,SanjayGupta,JosephJohn,TMH,McGrawHill,SecondEdition,2011. 2.

MATLAB Programming		Semester	3
Course Code	BEC358B	CIE Marks	50
Teaching Hours/Week (L:T:P: S)	1:0:0	SEE Marks	50
Total Hours of Pedagogy	14	Total Marks	100
Credits	01	Exam Hours	1
Examination type (SEE)	Theory		

#### **Course objectives:**

- Understand the MATLAB commands and functions.
- Create and Execute the script and function files
- Work with built in function, saving and loading data and create plots.
- Work with the arrays, matrices, symbolic computations, files and directories.
- Learn MATLAB programming with script, functions and language specific features.

#### **Teaching-Learning Process (General Instructions)**

These are sample Strategies, which teachers can use to accelerate the attainment of the various course outcomes.

- 1. Adopt Problem Based Learning (PBL), which fosters students' analytical skills, develop thinking skills such as the ability to evaluate, generalize, and analyze information rather than simply recall it.
- 2. Give programming assignments.

#### Module-1

**Introduction:** Basics of MATLAB, Simple arithmetic calculations, Creating and working with arrays and numbers.

#### Module-2

Creating and printing simple plots, Creating, saving and executing a script file, Creating and executing a function file, Working with arrays and matrices.

#### Module-3

Working with anonymous functions, Symbolic Computations, Importing and exporting data, Working with files and directories.

#### Module-4

**Interactive computations:** Matrices and vectors, Matrix and array operations, Character strings, Command line functions, Built-in functions, Saving and loading data, Plotting simple plots.

#### Module-5

**Programming in MATLAB:**Script Files, Function Files, Language specific Features.

#### Course outcome (Course Skill Set)

At the end of the course the student will be able to:

- 1. Understand the syntax of MATLAB for arithmetic computations, arrays, matrices.
- 2. Understand the built in function, saving and loading data, and create plots
- 3. Create program using symbolic computations, Importing and exporting data and files
- 4. Create program using character strings, Command line functions and Built-in functions.

#### Assessment Details (both CIE and SEE)

The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 40% of the maximum marks (20 marks out of 50) and for the SEE minimum passing mark is 35% of the maximum marks (18 out of 50 marks). The student is declared as a pass in the course if he/she secures a minimum of 40% (40 marks out of 100) in the sum total of the CIE (Continuous Internal Evaluation) and SEE (Semester End Examination) taken together

#### **Continuous internal Examination (CIE)**

- For the Assignment component of the CIE, there are 25 marks and for the Internal Assessment Test component, there are 25 marks.
- The first test will be administered after 40-50% of the syllabus has been covered, and the second test will be administered after 85-90% of the syllabus has been covered
- Any two assignment methods mentioned in the 220B2.4, if an assignment is project-based then only one assignment for the course shall be planned. The teacher should not conduct two assignments at the end of the semester if two assignments are planned.
- For the course, CIE marks will be based on a scaled-down sum of two tests and other methods of assessment.

# Internal Assessment Test question paper is designed to attain the different levels of Bloom's taxonomy as per the outcome defined for the course.

#### Semester End Examinations (SEE)

SEE paper shall be set for 50 questions, each of the 01 marks. The pattern of the question paper is MCQ (multiple choice questions). The time allotted for SEE is **01 hour.** The student has to secure a minimum of 35% of the maximum marks meant for SEE.

#### OR

MCQ (Multiple Choice Questions) are preferred for 01 credit courses, however, if course content demands the general question paper pattern that followed for 03 credit course, then

- 1. The question paper will have ten questions. Each question is set for 10 marks.
- 2. There will be 2 questions from each module. Each of the two questions under a module may or may not have the sub-questions (with maximum sub-questions of 02, with marks distributions 5+5, 4+6, 3+7).
- 3. The students have to answer 5 full questions, selecting one full question from each module.
- 4. The duration of the examinations shall be defined by the concerned board of studies

#### Suggested Learning Resources: Book

•

1. Rudra Pratap, Getting Started with MATLAB – A quick Introduction for scientists and Engineers, Oxford University Press, 2010.

Web links and Video Lectures (e-Resources):

Activity Based Learning (Suggested Activities in Class)/ Practical Based learning

C++ Basics		sics	Semester	4
Course Code		BEC358C	CIE Marks	50
Teaching Hours/Week (L: T:P: S)		0:0:2:0	SEE Marks	50
Total H	lours of Pedagogy	24	Total Marks	100
Credits	5	1	Exam Hours	02
Exami	ination nature (SEE)	Practical		
<ul> <li>Course objectives:</li> <li>Understand object-oriented programming concepts, and apply them in solving problems.</li> <li>To create debug and run simple C++ programs</li> </ul>				
<ul> <li>Int ov</li> <li>Int</li> </ul>	troduce the concepts of functioner of function erloading. troduce the concepts of except	ns, friend functions, inheritance, po ion handling and multithreading.	olymorphism and f	unction
Sl.No		Experiments		
1	Write a $C$ ++ program to find	d largest, smallest & second large	st of three numbe	rs using inline
	functions MAX & Min.			
2	Write a C++ program to cal	culate the volume of different geo	metric shapes like	e cube, cylinder
3	Define a STUDENT class wit	h IISN Name & Marks in 3 tests of	f a subject Declare	an array of 10
5	STUDENT objects. Using app	ropriate functions, find the average	e of the two better	marks for each
	student. Print the USN, Name	e & the average marks of all the stud	lents.	
4	Write a C++ program to crea	ate class called MATRIX using two	-dimensional array	y of integers, by
	overloading the operator ==	= which checks the compatibility	of two matrices to	be added and
	subtracted. Perform the addition and subtraction by overloading + and - operators			l – operators
	respectively. Display the results by overloading the operator <<. If (m1 == m2) then m3 = m1 + $m^{-1}$			
	$m^2$ and $m^4 = m^1 - m^2$ else display error			
5	5 Demonstrate simple inheritance concept by creating a base class FATHER with data members: First Name Surgame DOP & hank Palance and creating a derived class SON which inheritant			
	Surname & Bank Balance fea	ture from hase class but provides i	ts own feature. Fir	st Name & DOB
	Create & initialize F1 & S1 objects with appropriate constructors & display the FATHER & SON			FATHER & SON
	details.			
6	6 Write a C++ program to define class name FATHER & SON that holds the income respectively.			
	Calculate & display total inco	me of a family using Friend function	1.	
7	Write a C++ program to acce	pt the student detail such as name	& 3 different mark	ks by get_data()
	method & display the name	& average of marks using display()	method. Define a	friend function
	for calculating the average m	arks using the method mark_avg().		
8	Write a C++ program to expla	ain virtual function (Polymorphism	) by creating a base	e class polygon
	which has virtual function a	reas two classes rectangle & triangle	gie derived from p	olygon & they
9	nave area to calculate & return the area of rectangle & triangle respectively.			
	EMPLOYEE class containing	data members & members funct	ions: i) Data mem	bers: employee
	number (an integer). Employee Name (a string of characters). Basic Salary (in integer) All			in integer), All
	Allowances (an integer),	Net_Salary (an integer) (ii) Mem	ber functions: To	read the data of
	an employee, to calculate Net	_Salary & to print the values of all t	he data members. (	[All_Allowances
	= 123% of Basic, Income Tax	(IT) =30% of gross salary (=basic_S	alary_All_Allowane	ces_IT).
10	Write a C++ program with di	fferent class related through multi	ple inheritance & d	emonstrate the
	use of different access specifi	ed by means of members variables	& members function	ons.
11	Write a C++ program to crea	ate three objects for a class named	count object with	data members

	such as roll_no & Name. Create a members function set_data ( ) for setting the data values &			
	display ( ) member function to display which object has invoked it using "this" pointer.			
12	Write a C++ program to implement exception handling with minimum 5 exceptions classes			
	including two built in exceptions.			

# Course outcomes (Course Skill Set):

At the end of the course the student will be able to:

- 1. Write C++ program to solve simple and complex problems
- 2. Apply and implement major object-oriented concepts like message passing, function overloading, operator overloading and inheritance to solve real-world problems.
- 3. Use major C++ features such as Templates for data type independent designs and File I/O to deal with large data set.
- 4. Analyze, design and develop solutions to real-world problems applying OOP concepts of C++

#### Assessment Details (both CIE and SEE)

The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 40% of the maximum marks (20 marks). A student shall be deemed to have satisfied the academic requirements and earned the credits allotted to each course. The student has to secure not less than 35% (18 Marks out of 50) in the semester-end examination (SEE).

#### **Continuous Internal Evaluation (CIE):**

CIE marks for the practical course is **50 Marks**.

The split-up of CIE marks for record/ journal and test are in the ratio **60:40**.

- Each experiment to be evaluated for conduction with observation sheet and record write-up. Rubrics for the evaluation of the journal/write-up for hardware/software experiments designed by the faculty who is handling the laboratory session and is made known to students at the beginning of the practical session.
- Record should contain all the specified experiments in the syllabus and each experiment write-up will be evaluated for 10 marks.
- Total marks scored by the students are scaled downed to 30 marks (60% of maximum marks).
- Weightage to be given for neatness and submission of record/write-up on time.
- Department shall conduct 02 tests for 100 marks, the first test shall be conducted after the 8<sup>th</sup> week of the semester and the second test shall be conducted after the 14<sup>th</sup> week of the semester.
- In each test, test write-up, conduction of experiment, acceptable result, and procedural knowledge will carry a weightage of 60% and the rest 40% for viva-voce.
- The suitable rubrics can be designed to evaluate each student's performance and learning ability. Rubrics suggested in Annexure-II of Regulation book
- The average of 02 tests is scaled down to **20 marks** (40% of the maximum marks).

The Sum of scaled-down marks scored in the report write-up/journal and average marks of two tests is the total CIE marks scored by the student.

#### Semester End Evaluation (SEE):

SEE marks for the practical course is 50 Marks.

SEE shall be conducted jointly by the two examiners of the same institute, examiners are appointed by the University

All laboratory experiments are to be included for practical examination.

(Rubrics) Breakup of marks and the instructions printed on the cover page of the answer script to be strictly adhered to by the examiners. **OR** based on the course requirement evaluation rubrics shall be decided jointly by examiners.

Students can pick one question (experiment) from the questions lot prepared by the internal /external examiners jointly.

Evaluation of test write-up/ conduction procedure and result/viva will be conducted jointly by examiners.

General rubrics suggested for SEE are mentioned here, writeup-20%, Conduction procedure and

result in -60%, Viva-voce 20% of maximum marks. SEE for practical shall be evaluated for 100 marks and scored marks shall be scaled down to 50 marks (however, based on course type, rubrics shall be decided by the examiners)

Change of experiment is allowed only once and 15% Marks allotted to the procedure part to be made zero.

The duration of SEE is 03 hours

Rubrics suggested in Annexure-II of Regulation book

#### Suggested Learning Resources:

- 1. Object oriented programming in TURBO C++, Robert Lafore, Galgotia Publications, 2002
- 2. The Complete Reference C++, Herbert Schildt, 4<sup>th</sup> Edition, Tata McGraw Hill, 2003.
- 3. Object Oriented Programming with C++, E Balaguruswamy, 4th Edition, Tata McGraw Hill, 2006.

IoT for Smart Infrastructure		Semester	3
Course Code	BEC358D	CIE Marks	50
Teaching Hours/Week (L: T:P: S)	1:0:0:0	SEE Marks	50
Total Hours of Pedagogy	14	Total Marks	100
Credits	01	Exam Hours	1
Examination type (SEE)	Theory/Practical		

#### **Course objectives:**

- $\Box$  To provide an understanding of the concepts, principles, and applications of IoT in the context of smart infrastructure.
- □ To explore the role of IoT technologies in transforming infrastructure into smart, efficient, and sustainable systems and analyse the challenges, opportunities, and considerations in implementing IoT for smart infrastructure.
- └ To examine real-world case studies and successful implementations of IoT in smart cities, buildings, transportation, and energy management and explore future trends and emerging technologies shaping the field of IoT for smart infrastructure.

#### **Teaching-Learning Process (General Instructions)**

These are sample Strategies, which teachers can use to accelerate the attainment of the various course outcomes.

- **Interactive Lectures:** Conduct interactive lectures to present the theoretical concepts and foundational knowledge of IoT for smart infrastructure.
- **Case Studies and Group Discussions:** Utilize case studies to analyse real-world implementations of IoT in smart infrastructure projects. Divide students into groups and assign them specific cases to discuss and analyse.
- Hands-on Workshops and Simulations: Organize hands-on workshops or simulations where students can interact with IoT devices and technologies relevant to smart infrastructure.
- **Guest Lectures and Industry Experts:** Invite guest speakers or industry experts who have hands-on experience in implementing IoT in smart infrastructure projects. They can share their insights, challenges, and success stories, providing students with a real-world perspective
- **Project-Based Learning:** Assign students to work on individual or group projects related to IoT for smart infrastructure. Provide a project brief with specific objectives and deliverables. Students can apply their knowledge and skills to design, develop, or analyse IoT solutions for smart infrastructure challenges.

#### Module-1

#### Introduction to IoT and Smart Infrastructure

Introduction to IoT: Definition of IoT and its basic components, Overview of IoT applications in various industries, Importance of IoT in transforming infrastructure.

Smart Infrastructure Overview: Introduction to smart infrastructure and its key components, Benefits and challenges of implementing smart infrastructure, Case studies showcasing successful smart infrastructure projects.

IoT Technologies for Smart Infrastructure: Sensors and actuators: Types, functionalities, and applications; Communication protocols: Wi-Fi, Bluetooth, cellular networks, and their use in IoT;

Cloud computing and data analytics in IoT for infrastructure; Edge computing: Real-time decision-making at the edge.

Security and Privacy in IoT for Smart Infrastructure: Security challenges and threats in IoT,Privacy considerations and data protection in smart infrastructure, best practices and solutions for ensuring IoT security and privacy.

# Module-2

# **IoT Applications in Smart Cities**

Introduction to Smart Cities - Definition and key features of smart cities, Role of IoT in transforming cities into smart cities, Benefits and challenges of smart city implementations.

IoT Applications in Smart City Infrastructure - Smart transportation: Intelligent traffic management and transportation systems, Smart buildings: Energy management and occupant comfort; Smart grids: Optimizing energy distribution and consumption; Waste management, water management, and environmental monitoring.

Case Studies of Smart City Implementations: Showcase of successful smart city projects around the world; Analysis of the IoT technologies and strategies implemented; Lessons learned from these case studies.

Future Trends in Smart Cities: Emerging technologies shaping the future of smart cities, Role of IoT, AI, and 5G in advancing smart city infrastructure, Opportunities and challenges for future smart city developments.

# Module-3

# **IoT Applications in Smart Buildings**

Introduction to Smart Buildings: Definition and key features of smart buildings, Benefits of IoT in improving energy efficiency and occupant comfort, Challenges and considerations in implementing smart building technologies.

IoT Technologies for Smart Buildings: Building automation systems and controls; Energy management and monitoring using IoT devices; Indoor environmental quality monitoring and optimization; Smart lighting and HVAC systems.

Case Studies of Smart Building Implementations: Showcase of successful smart building projects; Analysis of IoT technologies and solutions deployed; Lessons learned from these case studies.

Future Trends in Smart Buildings: Emerging technologies for smart buildings; Integration of IoT with AI and machine learning; Potential impact of 5G on smart building applications.

# Module-4

# **IoT Applications in Smart Transportation**

Introduction to Smart Transportation: Definition and key features of smart transportation; Role of IoT in intelligent traffic management and transportation systems; Challenges and opportunities in implementing smart transportation solutions.

IoT Technologies for Smart Transportation: Traffic sensors and monitoring systems; Intelligent transportation systems (ITS); Vehicle-to-vehicle (V2V) and vehicle-to-infrastructure (V2I) communication; Real-time data analysis and predictive analytics.

Case Studies of Smart Transportation Implementations: Showcase of successful smart transportation projects; Analysis of IoT technologies and solutions deployed; Lessons learned from these case studies.

Future Trends in Smart Transportation: Emerging technologies shaping the future of smart transportation; Role of IoT, AI, and autonomous vehicles; Potential impact of 5G on smart transportation applications.

# Module-5

# IoT for Smart Grids and Energy Management

Introduction to Smart Grids: Definition and key features of smart grids: Role of IoT in optimizing energy distribution and consumption; Benefits and challenges of smart grid implementations. IoT Technologies for Smart Grids: Smart meters and energy monitoring devices; Demandresponse and load management; Grid optimization and fault detection using IoT; Renewableenergy integration and grid stability.

Case Studies of Smart Grid Implementations: Showcase of successful smart grid projects, Analysis of IoT technologies and solutions deployed, Lessons learned from these case studies. Future Trends in Smart Grids and Energy Management: Emerging technologies for smart grids; Integration of IoT, AI, and blockchain in energy management; Potential impact of 5G on smart grid applications.

# **Course outcome (Course Skill Set)**

At the end of the course the student will be able to:

- Define and explain the core concepts and components of IoT and its relevance to smart infrastructure. Identify and evaluate the key technologies and communication protocols used in IoT for smart infrastructure.
- Assess the benefits, challenges, and ethical considerations associated with implementing IoT in smart infrastructure projects and analyse & compare different IoT applications in smart cities, buildings, transportation, and energy management.
- Examine real-world case studies of successful IoT implementations in smart infrastructure and extract lessons learned. Demonstrate an understanding of security and privacy considerations in IoT for smart infrastructure.
- Discuss the impact of emerging technologies, such as artificial intelligence and 5G, on the future of IoT in smart infrastructure. Apply knowledge and critical thinking skills to propose IoT-based solutions for smart infrastructure challenges.
- Work effectively in teams to analyse, design, and present IoT projects related to smart infrastructure and communicate effectively and articulate the potential benefits and limitations of IoT for smart infrastructure.

# Assessment Details (both CIE and SEE)

The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 40% of the maximum marks (20 marks out of 50) and for the SEE minimum passing mark is 35% of the maximum marks (18 out of 50 marks). A student shall be deemed to have satisfied the academic requirements and earned the credits allotted to each subject/ course if the student secures a minimum of 40% (40 marks out of 100) in the sum total of the CIE (Continuous Internal Evaluation) and SEE (Semester End Examination) taken together.

# **Continuous internal Examination (CIE)**

- For the Assignment component of the CIE, there are 25 marks and for the Internal Assessment Test component, there are 25 marks.
- The first test will be administered after 40-50% of the syllabus has been covered, and the second test will be administered after 85-90% of the syllabus has been covered
- Any two assignment methods mentioned in the 22OB2.4, if an assignment is project-based then only one assignment for the course shall be planned. The teacher should not conduct two assignments at the end of the semester if two assignments are planned.
- For the course, CIE marks will be based on a scaled-down sum of two tests and other methods of assessment.

# Internal Assessment Test question paper is designed to attain the different levels of Bloom's

taxonomy as per the outcome defined for the course.

# Semester End Examinations (SEE)

SEE paper shall be set for 50 questions, each of the 01 marks. The pattern of the question paper is MCQ (multiple choice questions). The time allotted for SEE is **01 hour.** The student has to secure a minimum of 35% of the maximum marks meant for SEE.

OR

MCQ (Multiple Choice Questions) are preferred for 01 credit courses, however, if course content demands the general question paper pattern that followed for 03 credit course, then

- **1**. The question paper will have ten questions. Each question is set for 10 marks.
- 2. There will be 2 questions from each module. Each of the two questions under a module may or may not have the sub-questions (with maximum sub-questions of 02, with marks distributions 5+5, 4+6, 3+7).
- 3. The students have to answer 5 full questions, selecting one full question from each module.

# **Suggested Learning Resources:**

- 1. MindMatrix.io
- 2. "Internet of Things (A Hands-on-Approach)" by Arshdeep Bahga and Vijay Madisetti
- 3. "Building the Internet of Things: Implement New Business Models, Disrupt Competitors, Transform Your Industry" by Maciej Kranz
- 4. "Smart Cities: Big Data, Civic Hackers, and the Quest for a New Utopia" by Anthony M.

Townsend

5. "Internet of Things for Architects: Architecting IoT solutions by implementing sensors, communication infrastructure, edge computing, analytics, and security" by Perry Lea.

# Web links and Video Lectures (e-Resources):

• makes.mindmatrix.io

# Activity Based Learning (Suggested Activities in Class)/ Practical Based learning

- Sensor Deployment and Data Collection: Organize a hands-on activity where participants work in groups to deploy sensors in a simulated smart infrastructure environment.
- Smart City Simulation Game: Develop a simulation game where participants take on different roles representing stakeholders in a smart city.
- IoT Solution Design Challenge: Assign participants to design an IoT-based solution for a specific smart infrastructure problem. They can work individually or in teams to identify the problem, propose an IoT solution, outline the required components and technologies, and create a prototype or presentation.
- Security and Privacy Risk Assessment: Conduct a group activity where participants analyse the security and privacy risks associated with IoT deployments in smart infrastructure.
- Field Visit to Smart Infrastructure Project: Organize a field visit to a smart infrastructure project, such as a smart building, smart city district, or IoT-enabled transportation system.

ELECTROMAGNETIC THEORY Semester			IV
Course Code	BEC401	CIE Marks	50
Teaching Hours/Week (L:T:P: S)	3:0:0	SEE Marks	50
Total Hours of Pedagogy	40	Total Marks	100
Credits	03	Exam Hours	03
Examination type (SEE)	THEORY		

#### **Course objectives:**

Thiscoursewillenablestudentsto:

- Study the different coordinate systems, Physical significance of Divergence, Curl andGradient.
- UnderstandtheapplicationsofCoulomb'slawandGausslawtodifferentchargedistributionsand the applications of Laplace's and Poisson's Equations to solve real time problems oncapacitanceofdifferent chargedistributions.
- Understand the physical significance of Biot-Savart's, Ampere's Law and Stokes' theoremfordifferent current distributions.
- Infertheeffectsofmagnetic forces, materials and inductance.
- KnowthephysicalinterpretationofMaxwell'sequationsandapplicationsforPlanewavesforthe irbehavior in different media.
- AcquireknowledgeofPoyntingtheorem and its application of power flow

#### **Teaching-Learning Process (General Instructions)**

These are sample Strategies, which teachers can use to accelerate the attainment of the various course outcomes.

 $These are sample {\it Strategies, which teachers can use to accelerate the attainment of the various course out comes}.$ 

These are sample Strategies, which teachers can use to accelerate the attainment of the various courseoutcomes.

- 1. Lecturemethod (L)doesnot meanonlytraditionallecturemethod,butdifferenttypesofteachingmethodsmaybe adopted todeveloptheoutcomes.
- 2. Encourage collaborative (Group) Learning in the class.
- 3. AskatleastthreeHOTS (HigherOrderThinking)

questions in the class, which promotes critical thinking.

- 4. Adopt Problem-Based Learning (PBL), which fosters students' Analytical skills, and develops thinking skillssuchastheabilityto evaluate,generalize,and analyzeinformationratherthansimplyrecallit.
- 5. Topicswillbeintroducedinamultiplerepresentation.
- 6. Showthedifferentwaystosolvethesameproblemandencouragethestudentstocomeupwithcreati ve ways to solvethem.
- 7. Discusshoweveryconceptcanbeappliedtothereal world andwhenthat'spossible,ithelpsimprovethe student'sunderstanding.
- **8.** Adopt the Flipped class technique by sharing the materials/Sample Videos before the class and having discussions on the topic in the succeeding classes.

#### Module-1

Revision of Vector Calculus – (Text 1: Chapter 1)

**Coulomb's Law, Electric Field Intensity and Flux density**: Experimental law of Coulomb, Electric field intensity, Field due to continuous volume charge distribution, Field of a line charge, Field due to Sheet of charge, Electric flux density, Numerical Problems. (**Text: Chapter 2.1 to 2.5, 3.1**) **RBT Level:** L1, L2, L3

Module-2

Gauss's Law and Divergence: Gauss 'law, Application of Gauss' law to Point Charge, line charge, Surface charge and Volume Charge, Point (differential) form of Gauss law, Divergence. Maxwell's First Equation (Electrostatics), Vector Operator ▼ and divergence theorem, Numerical Problems (Text: Chapter 3.2 to 3.7). Energy expended or work done in moving a point charge in anElectric field, The line integral ((Text: Chapter 4.1 and 4.2) Current and Current density, Continuity of current. (Text: Chapter 5.1, 5.2) RBT Level: L1, L2, L3

#### Module-3

**Poisson's and Laplace's Equations**: Derivation of Poisson's and Laplace's Equations, Examples of the solution of Laplace's equation, Numerical problems on Laplace's equation (**Text: Chapters 7.1 and 7.3**)

**Steady Magnetic Field**: Biot-Savart Law, Ampere's circuital law, Curl, Stokes' theorem, Magnetic flux and magnetic flux density.

(Text: Chapters 8.1 to 8.5) RBT Level: L1, L2, L3

#### Module-4

Magnetic Forces: Force on a moving charge, differential current elements, Force between differential current elements, Numerical problems (Text: Chapter 9.1 to 9.3). Magnetic Materials: Magnetization and permeability, Magnetic boundary conditions, the magnetic circuit, problems (Text: Chapter 9.6 to 9.8) RBT Level: L1, L2, L3

Module-5

Faraday's law of Electromagnetic Induction –Integral form and Point form, Numerical problems. Inconsistency of Ampere's law with continuity equation, displacement current, Conduction current, Derivation of Maxwell's equations in point form, and integral form, Maxwell's equations for different media, Numerical problems (**Text: Chapter10.1 to10.4**) **Uniform Plane Wave**: Wave propagation in free space, Uniform plane wave, Derivation of plane wave equations from Maxwell's equations, Poynting's Theorem and wave power, Skin effect or Depth of penetration, Numerical problems. (**Text: Chapter 12.1, 12.3, 12.4**) **RBT Level:** L1, L2, L3

# Course outcome (Course Skill Set)

At the end of the course the student will be able to:

- 1. Evaluate problems on electrostatic force, electric field due to point, linear, volume charges by applying conventional methods and charge in a volume.
- 2. Apply Gauss law to evaluate Electric fields due to different charge distributions and Volume Charge distribution by using Divergence Theorem.
- 3. Determine potential and energy with respect to point charge and capacitance using Laplace equation and Apply Biot-Savart's and Ampere's laws for evaluating Magnetic field for different current configurations
- 4. Calculate magnetic force, potential energy and Magnetization with respect to magnetic materials and voltage induced in electric circuits.
- 5. Apply Maxwell's equations for time varying fields, EM waves in free space and conductors and Evaluate power associated with EM waves using Poynting theorem

# Assessment Details (both CIE and SEE)

The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 40% of the maximum marks (20 marks out of 50) and for the SEE minimum passing mark is 35% of the maximum marks (18 out of 50 marks). The student is declared as a pass in the course if he/she secures a minimum of 40% (40 marks out of 100) in the sum total of the CIE (Continuous Internal Evaluation) and SEE (Semester End Examination) taken together.

# **Continuous Internal Evaluation:**

- There are 25 marks for the CIE's Assignment component and 25 for the Internal Assessment Test component.
- Each test shall be conducted for 25 marks. The first test will be administered after 40-50% of the coverage of the syllabus, and the second test will be administered after 85-90% of the coverage of the syllabus. The average of the two tests shall be scaled down to 25 marks
- Any two assignment methods mentioned in the 220B2.4, if an assignment is project-based then only one assignment for the course shall be planned. The schedule for assignments shall be planned properly by the course teacher. The teacher should not conduct two assignments at the end of the semester if two assignments are planned. Each assignment shall be conducted for 25 marks. (If two assignments are conducted then the sum of the two assignments shall be scaled down to 25 marks)
- The final CIE marks of the course out of 50 will be the sum of the scale-down marks of tests and assignment/s marks.

Internal Assessment Test question paper is designed to attain the different levels of Bloom's taxonomy as per the outcome defined for the course.

#### Semester-End Examination:

Theory SEE will be conducted by the University as per the scheduled timetable, with common question papers for the course (**duration 03 hours**).

- 1. The question paper will have ten questions. Each question is set for 20 marks.
- 2. There will be 2 questions from each module. Each of the two questions under a module (with a maximum of 3 sub-questions), **should have a mix of topics** under that module.
- 3. The students have to answer 5 full questions, selecting one full question from each module.
- 4. Marks scored shall be proportionally reduced to 50 marks

#### Suggested Learning Resources:

# **Text Book:**

1. W.H. Hayt and J.A. Buck, — Engineering Electromagnetics, 8th Edition, Tata McGraw-Hill, 2014, ISBN-978-93-392-0327-6.

# **Reference Books:**

- 1. Elements of Electromagnetics Matthew N.O., Sadiku, Oxford University press, 4thEdn.
- 2. Electromagnetic Waves and Radiating systems E. C. Jordan and K.G. Balman, PHI, 2ndEdn.
- 3. Electromagnetics- Joseph Edminister, Schaum Outline Series, McGraw Hill.

4. N. Narayana Rao, —Fundamentals of Electromagnetics for Engineering, Pearson

# Web links and Video Lectures (e-Resources):

• NPTEL Video lectures : <u>https://youtu.be/pGdr9WLto4A</u>

• NPTEL Video lectures: <u>https://youtu.be/xn2IpxI991M</u>

# ActivityBasedLearning(SuggestedActivitiesinClass)/Practical-Based Learning

- Group Discussion/Quiz
- Demonstration of Electromagnetic concepts.
- Case Study on Medical Imaging devices.



This document was created with the Win2PDF "Print to PDF" printer available at

https://www.win2pdf.com

This version of Win2PDF 10 is for evaluation and non-commercial use only. Visit <u>https://www.win2pdf.com/trial/</u> for a 30 day trial license.

This page will not be added after purchasing Win2PDF.

https://www.win2pdf.com/purchase/

PRINCIPLES OF CO	MMUNICATION SYSTEMS	Semester	4	
Course Code	BEC402	CIE Marks	50	
Teaching Hours/Week (L:T:P: S)	3:0:2:0	SEE Marks	50	
Total Hours of Pedagogy	40 hours Theory + 8-10 Lab slots	Total Marks	100	
Credits	04	Exam Hours	03	
Examination nature (SEE)	Theory/practical/Viva-Voce	/Term-work/Others		
Examination nature (SEE)       Theory/practical/Viva-Voce /Term-work/Others         Course objectives:       This course will enable students to         • Understand and analyse concepts of Analog Modulation schemes viz; AM, FM         • Design and analyse the electronic circuits for AM and FM modulation and demodulation.         • Understand the concepts of random variable and random process to model communication systems.         • Understand and analyse the concepts of digitization of signals.         • Evolve the concept of SNR in the presence of channel induced noise         Teaching-Learning Process (General Instructions)         These are sample Strategies, which teacher can use to accelerate the attainment of the various course outcomes.         1. Lecture method (L) does not mean only traditional lecture method, but different type of teaching methods may be adopted to develop the outcomes.         2. Show Video/animation films to explain evolution of communication technologies.         3. Encourage collaborative (Group) Learning in the class.         4. Ask at least three HOTS (Higher order Thinking) questions in the class, which promotes critical thinking.         5. Adopt Problem Based Learning (PBL), which fosters students' Analytical skills, develop thinking skills such as the ability to evaluate, generalize, and analyze information rather than simply recall it.         6. Show the different ways to solve the same problem and encourage the students to come up with their own creative work to come up with their own creative work torder				
students' understanding.	n be applied to the real world - and when tha	t s possible, it lielps li	iipiove tile	
statents anderstanding.	MODULE-1			
Random Variables and Processes: Introduction, Probability, Conditional Probability, Random variables. Statistical Averages: Function of a random variable, Moments, Random Processes, Mean, Correlation and Covariance function: Properties of autocorrelation function, Cross-correlation functions, Gaussian Process: Gaussian Distribution Function. [Text 2: 5.1, 5.2,5.3,5.4,5.5,5.6,5.9]				
,	MODULE-2			
<ul> <li>Amplitude Modulation Fundamentals: AM Concepts, Modulation index and Percentage of Modulation, Sidebands and the frequency domain, AM Power, Single Sideband Modulation.</li> <li>AM Circuits: Amplitude Modulators: Diode Modulator, Transistor Modulator, collector Modulator. Amplitude Demodulators: Diode Detector, Balanced Modulators: Lattice Modulators.</li> <li>Frequency Division Multiplexing: Transmitter-Multiplexer, Receiver-Demultiplexer.</li> <li>[Text1: 3.1, 3.2,3.3,3.4,3.5,4.2,4.3,4.4,10.2]</li> <li>RBT: L1, L2, L3</li> </ul>				
	MODILE-3			
MODULE-3 Fundamentals of Frequency Modulation: Basic Principles of Frequency Modulation, Principles of Phase Modulation, Modulation index and sidebands, Noise Suppression Effects of FM, Frequency Modulation versus Amplitude Modulation. FM Circuits: Frequency Modulators: Voltage Controlled Oscillators. , Frequency Demodulators: Slope Detectors,				

**FM Circuits:** Frequency Modulators: Voltage Controlled Oscillators. , Frequency Demodulators: Slope Detectors, Phase Locked Loops.

Communication Receiver: Super heterodyne receiver, Frequency Conversion: Mixing Principles, JFET Mixer. [Text1: 5.1,5.2,5.3,5.4,5.5,6.1,6.3,9.2,9.3] RBT: L1, L2, L3

#### **MODULE-4**

Digital Representation of Analog Signals: Introduction, Why Digitize Analog Sources?, The Sampling process, Pulse Amplitude Modulation, Time-Division Multiplexing, Pulse Position Modulation: Generation and Detection of PPM wave. The Quantization Process. Pulse Code Modulation: Sampling, Quantization, Encoding, line Codes, Differential encoding, Regeneration, Decoding, filtering, multiplexing. [Text2: 7.1,7.2,7.3,7.4,7.5,7.6,7.8,7.9] RBT: L1,L2,L3

#### **MODULE-5**

**Baseband Transmission of Digital signals:** Introduction, Intersymbol Interference, Eye Pattern, Nyquist criterion for distortionless Transmission, Baseband M-ary PAM Transmission.

#### [Text2:8.1,8.4,8.5,8.6,8.7]

**Noise:** Signal to Noise Ratio, External Noise, Internal Noise, Semiconductor Noise, Expressing Noise Levels, Noise in Cascade Stages.

[Text1:9.5]

RBT:L1,L2,L3

PRACTICAL COMPONENT OF IPCC	Ex	periments can be conducted usin	а	MATLAB	SCILAB	/OCTAVE	)
	_		σ		/	/	,

SI.NO	Experiments			
1	Basic Signals and Signal Graphing: a) unit Step, b) Rectangular, c) standard triangle d) sinusoidal and e) Exponential signal.			
2	Illustration of signal representation in time and frequency domains for a rectangular pulse.			
3	Amplitude Modulation and demodulation: Generation and display the relevant signals and its spectrums.			
4	4 Frequency Modulation and demodulation: Generation and display the relevant signals and its spectrums.			
5	Sampling and reconstruction of low pass signals. Display the signals and its spectrum.			
6	Time Division Multiplexing and demultiplexing.			
7	PCM Illustration: Sampling, Quantization and Encoding			
8	Generate a)NRZ, RZ and Raised cosine pulse, b) Generate and plot eye diagram			
9	Generate the Probability density function of Gaussian distribution function.			
10	Display the signal and its spectrum of an audio signal.			
<ol> <li>Understand the principles of analog communication systems and noise modelling.</li> <li>Identify the schemes for analog modulation and demodulation and compare their performance.</li> <li>Design of PCM systems through the processes sampling, quantization and encoding.</li> <li>Describe the ideal condition, practical considerations of the signal representation for baseband transmission of digital signals.</li> <li>Identify and associate the random variables and random process in Communication system design.</li> <li>Assessment Details (both CIE and SEE)</li> <li>The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 40% of the maximum marks (20 marks out of 50) and for the SEE minimum passing mark is 35% of the maximum marks (18 out of 50 marks). The student is declared as a pass in the course if he/she secures a minimum of 40% (40 marks out of 100) in the sum total of the CIE (Continuous Internal Evaluation)</li> </ol>				
The IPCC means the practical portion integrated with the theory of the course. CIE marks for the theory component are <b>25 marks</b> and that for the practical component is <b>25 marks</b> .				
CIE fo • 2: of m co • So	<ul> <li>CIE for the theory component of the IPCC</li> <li>25 marks for the theory component are split into 15 marks for two Internal Assessment Tests (Two Tests, each of 15 Marks with 01-hour duration, are to be conducted) and 10 marks for other assessment methods mentioned in 220B4.2. The first test at the end of 40-50% coverage of the syllabus and the second test after covering 85-90% of the syllabus.</li> <li>Scaled-down marks of the sum of two tests and other assessment methods will be CIE marks for the theory</li> </ul>			
• T	omponent of IPCC (that is for <b>25 marks)</b> . ne student has to secure 40% of 25 marks to qualify in the CIE of the theory component of IPCC.			

3

#### CIE for the practical component of the IPCC

- **15 marks** for the conduction of the experiment and preparation of laboratory record, and **10 marks** for the test to be conducted after the completion of all the laboratory sessions.
- On completion of every experiment/program in the laboratory, the students shall be evaluated including viva-voce and marks shall be awarded on the same day.
- The CIE marks awarded in the case of the Practical component shall be based on the continuous evaluation of the laboratory report. Each experiment report can be evaluated for 10 marks. Marks of all experiments' write-ups are added and scaled down to **15 marks**.
- The laboratory test (duration 02/03 hours) after completion of all the experiments shall be conducted for 50 marks and scaled down to 10 marks.
- Scaled-down marks of write-up evaluations and tests added will be CIE marks for the laboratory component of IPCC for **25 marks**.
- The student has to secure 40% of 25 marks to qualify in the CIE of the practical component of the IPCC.

#### SEE for IPCC

Theory SEE will be conducted by University as per the scheduled timetable, with common question papers for the course (**duration 03 hours**)

- 1. The question paper will have ten questions. Each question is set for 20 marks.
- 2. There will be 2 questions from each module. Each of the two questions under a module (with a maximum of 3 sub-questions), **should have a mix of topics** under that module.
- 3. The students have to answer 5 full questions, selecting one full question from each module.
- 4. Marks scored by the student shall be proportionally scaled down to 50 Marks

# The theory portion of the IPCC shall be for both CIE and SEE, whereas the practical portion will have a CIE component only. Questions mentioned in the SEE paper may include questions from the practical component.

- The minimum marks to be secured in CIE to appear for SEE shall be 10 (40% of maximum marks-25) in the theory component and 10 (40% of maximum marks -25) in the practical component. The laboratory component of the IPCC shall be for CIE only. However, in SEE, the questions from the laboratory component shall be included. The maximum of 04/05 sub-questions are to be set from the practical component of IPCC, the total marks of all questions should not be more than 20 marks.
- SEE will be conducted for 100 marks and students shall secure 35% of the maximum marks to qualify for the SEE. Marks secured will be scaled down to 50.
- The student is declared as a pass in the course if he/she secures a minimum of 40% (40 marks out of 100) in the sum total of the CIE (Continuous Internal Evaluation) and SEE (Semester End Examination) taken together.

#### Suggested Learning Resources: Books

- 1. Louis E Frenzel, Principles of Electronic Communication Systems, 3rd Edition, Mc Graw Hill Education (India) Private Limited, 2016. ISBN: 978-0-07-066755-6.
- Simon Haykin & Michael Moher, Communication Systems, 5th Edition, John Wiley, India Pvt. Ltd, 2010, ISBN: 978-81-265-2151-7.

#### **Reference Books**

- 1. B P Lathi, Zhi Ding, "Modern Digital and Analog Communication Systems", Oxford University Press., 4th edition, 2010, ISBN: 97801980738002.
- 2. Herbert Taub, Donald L Schilling, Goutam Saha, "Principles of Communication systems", 4th Edition, Mc Graw Hill Education (India) Private Limited, 2016. ISBN: 978-1-25-902985-1

#### Web links and Video Lectures (e-Resources):

- 1. Principles of Communication Systems <u>https://nptel.ac.in/courses/108104091</u>
- 2. Communication Engineering <u>https://nptel.ac.in/courses/117102059</u>

#### Activity Based Learning (Suggested Activities in Class)/ Practical Based learning

- 1. Assignments and test Knowledge level, Understand Level and Apply level
- 2. Experiential Learning by using free and open source software's SCILAB or OCTAVE
- 3. Open ended questions by faculty, Open ended questions from students

#### VISVESVARAYA TECHNOLOGICAL UNIVERSITY, BELAGAVI B.E: Electronics & Communication Engineering / B.E: Electronics & Telecommunication EngineeringNEP, Outcome Based Education (OBE) and Choice Based Credit System (CBCS) (Effective from the academic year 2023 – 24)

#### **IV Semester**

Control Systems					
Course Code	BEC403	CIE Marks	50		
Teaching Hours/Week (L: T: P)	(3:0:2)	SEE Marks	50		
Total Hours of Pedagogy	40 hours Theory + 12 Lab slots	Total Marks	100		
Credits	04	Exam Hours	03		

#### Course objectives: This course will enable students to:

- 1. Understand basics of control systems and design mathematical models using block diagram reduction, SFG, etc.
- 2. Understand Time domain and Frequency domain analysis.
- 3. Analyze the stability of a system from the transfer function
- 4. Familiarize with the State Space Model of the system.

#### **Teaching-Learning Process (General Instructions)**

These are sample Strategies, which teacher can use to accelerate the attainment of the various course outcomes.

- Lecture method (L) does not mean only traditional lecture method, but different type of teaching methods may be adopted to develop the outcomes.
- Show Video/animation films to explain the different concepts of Linear Algebra & Signal Processing.
- Encourage collaborative (Group) Learning in the class.
- Ask at least three HOTS (Higher order Thinking) questions in the class, which promotes critical thinking.
- Adopt Problem Based Learning (PBL), which fosters students' Analytical skills, develop thinking skills such as the ability to evaluate, generalize, and analyze information rather than simply recall it.
- Topics will be introduced in a multiple representation.
- Show the different ways to solve the same problem and encourage the students to come up with their own creative ways to solve them.
- Discuss how every concept can be applied to the real world and when that's possible, it helps improve the students' understanding.
- Adopt Flipped class technique by sharing the materials / Sample Videos prior to the class and havediscussions on the that topic in the succeeding classes.
- Give Programming Assignments.

Module-1					
<b>Introduction to Control Systems:</b> Types of Control Systems, Effect of Feedback Systems, Differential equation of Physical Systems -Mechanical Systems, Electrical Systems, Analogous Systems. (Textbook 1: Chapter 1.1, 2.2)					
Teaching- LearningProcess	Chalk and Talk, YouTube videos <b>RBT Level:</b> L1, L2, L3				

Module-2		
Block diagrams and signal flow graphs: Transfer functions, Block diagram algebra and Signal		
Flow graphs. (Textbo	00K 1: Unapter 2.4, 2.5, 2.6)	
Teaching- LearningProcess	Chalk and Talk, YouTube videos, Any software tool to implement block diagram reduction techniques and Signal Flow graphs	
Dearmighteess	<b>RBT Level:</b> L1, L2, L3	
	Module-3	
Time Response of f and Second order Sy order systems, stead (excluding design). (	<b>eedback control systems:</b> Standard test signals, Unit step response of First stems. Time response specifications, Time response specifications of second y state errors and error constants. Introduction to PI, PD and PID Controllers Textbook 1: Chapter 5.3, 5.4, 5.5)	
Teaching- LearningProcess	Chalk and Talk, YouTube videos, Any software tool to show time response for various transfer functions and PI, PD and PID controllers.	
	RBT Level: L1, L2, L3	
	Module-4	
<b>Stability analysis:</b> Concepts of stability, Necessary conditions for Stability, Routh stability criterion, Relative stability analysis: more on the Routh stability criterion. <b>Introduction to Root-Locus Techniques</b> , The root locus concepts, Construction of root loci. (Textbook 1: Chapter 6.1, 6.2, 6.4, 6.5, 7.1, 7.2, 7.3)		
Teaching- LearningProcess	Chalk and Talk, YouTube videos, Any software tool to plot Root locus for various transfer functions	
	RBT Level: L1, L2, L3	
Module-5		
<ul> <li>Frequency domain analysis and stability: Correlation between time and frequency response, Bode Plots, Experimental determination of transfer function. (Textbook 1: Chapter 4: 8.1, 8.2, 8.4) Mathematical preliminaries, Nyquist Stability criterion, (Stability criteria related to polar plots are excluded) (Textbook 1: 9.2, 9.3)</li> <li>State Variable Analysis: Introduction to state variable analysis: Concepts of state, state variable and state models. State model for Linear continuous –Time systems, solution of state equations. (Textbook 1: 12.2, 12.3, 12.6)</li> </ul>		
Teaching- LearningProcess	Chalk and Talk, YouTube videos, Any software tool to draw Bode plot for various transfer functions	
	RBT Level: L1, L2, L3	

# PRACTICAL COMPONENT OF IPCC

Using suitable simulation software (P-Spice/ MATLAB / Python / Scilab / OCTAVE / LabVIEW) demonstrate the operation of the following circuits:

Sl.No	Experiments
1	Implement Block diagram reduction technique to obtain transfer function a control system.
2	Implement Signal Flow graph to obtain transfer function a control system.
3	Simulation of poles and zeros of a transfer function.
4	Implement time response specification of a second order Under damped System, for different
	damping factors.
5	Implement frequency response of a second order System.
6	Implement frequency response of a lead lag compensator.
7	Analyze the stability of the given system using Routh stability criterion.
8	Analyze the stability of the given system using Root locus.
9	Analyze the stability of the given system using Bode plots.
10	Analyze the stability of the given system using Nyquist plot.
11	Obtain the time response from state model of a system.
12	Implement PI and PD Controllers.
13	Implement a PID Controller and hence realize an Error Detector.
14	Demonstrate the effect of PI, PD and PID controller on the system response.

#### **Course Outcomes**

At the end of the course the student will be able to:

- 1. Deduce transfer function of a given physical system, from differential equation representation or Block Diagram representation and SFG representation.
- 2. Calculate time response specifications and analyse the stability of the system.
- 3. Draw and analyse the effect of gain on system behaviour using root loci.
- 4. Perform frequency response Analysis and find the stability of the system.
- 5. Represent State model of the system and find the time response of the system.

# Assessment Details (both CIE and SEE)

The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 40% of the maximum marks (20 marks). A student shall be deemed to have satisfied the academic requirements and earned the credits allotted to each subject/ course if the student secures not less than 35% (18 Marks out of 50) in the semester-end examination (SEE), and a minimum of 40% (40 marks out of 100) in the sum total of the CIE (Continuous Internal Evaluation) and SEE (Semester End Examination) taken together

# CIE for the theory component of IPCC

Two Tests each of 20 Marks (duration 01 hour)

- First test at the end of 5<sup>th</sup> week of the semester
- Second test at the end of the  $10^{\text{th}}$  week of the semester

Two assignments each of **10 Marks** 

- First assignment at the end of 4<sup>th</sup> week of the semester
- Second assignment at the end of 9<sup>th</sup> week of the semester

Scaled-down marks of two tests and two assignments added will be CIE marks for the theory component of IPCC for **30 marks**.

#### **CIE for the practical component of IPCC**

- On completion of every experiment/program in the laboratory, the students shall be evaluated and marks shall be awarded on the same day. The **15 marks** are for conducting the experiment and preparation of the laboratory record, the other **05 marks shall be for the test** conducted at the end of the semester.
- The CIE marks awarded in the case of the Practical component shall be based on the continuous evaluation of the laboratory report. Each experiment report can be evaluated for 10 marks. Marks of all experiments' write-ups are added and scaled down to 15 marks.
- The laboratory test **(duration 03 hours)** at the end of the 15<sup>th</sup> week of the semester /after completion of all the experiments (whichever is early) shall be conducted for 50 marks and scaled down to 05 marks.
- Scaled-down marks of write-up evaluations and tests added will be CIE marks for the laboratory component of IPCC for **20 marks**.

# **SEE for IPCC**

Theory SEE will be conducted by University as per the scheduled timetable, with common question papers for the course (duration 03 hours)

- The question paper will have ten questions. Each question is set for 20 marks.
- There will be 2 questions from each module. Each of the two questions under a module (with a maximum of 3 sub-questions), **should have a mix of topics** under that module.
- The students have to answer 5 full questions, selecting one full question from each module.

The theory portion of the IPCC shall be for both CIE and SEE, whereas the practical portion will have a CIE component only. Questions mentioned in the SEE paper shall include questions from the practical component.

• The minimum marks to be secured in CIE to appear for SEE shall be the 12 (40% of maximum marks-30) in the theory component and 08 (40% of maximum marks -20) in the practical component. The laboratory component of the IPCC shall be for CIE only. However, in SEE, the questions from the laboratory component shall be included. The maximum of 04/05 questions to be set from the practical component of IPCC, the total marks of all questions should not be more than the 20 marks.

SEE will be conducted for 100 marks and students shall secure 35% of the maximum marks to qualify in the SEE. Marks secured out of 100 shall be reduced proportionally to 50.

#### **Suggested Learning Resources:**

#### **Text Books**

1. Control Systems Engineering, I J Nagrath, M. Gopal, New age international Publishers, Fifth edition.

#### Web links and Video Lectures (e-Resources):

• <u>https://nptel.ac.in/courses/108106098</u>

#### Activity Based Learning (Suggested Activities in Class)/ Practical Based learning

Programming Assignments / Mini Projects can be given to improve programming skills

# Template for Practical Course and if AEC is a practical Course Annexure-V

Communica	tion Laboratory	Semester	4
Course Code	BECL404	CIE Marks	50
Teaching Hours/Week (L:T:P: S)	0:0:2	SEE Marks	50
Credits	01	Exam Hours	03
Examination type (SEE)	Theory/Practical/Viva-Voce /Term-work/Others		

#### **Course objectives:**

This laboratory course enables students to

- Understand the basic concepts of AM and FM modulation and demodulation.
- Design and analyse the electronic circuits used for AM and FM modulation and demodulation circuits.
- Understand the sampling theory and design circuits which enable sampling and reconstruction of analog signals.
- Design electronic circuits to perform pulse amplitude modulation, pulse position modulation and pulse width modulation.

	<b>Experiments</b> (Experiments to be conducted using hardware components)
1	Design and test a high-level collector Modulator circuit and Demodulation the signal using diode detector.
2	Test the Balanced Modulator / Lattice Modulator (Diode ring)
3	Design a Frequency modulator using VCO and FM demodulator using PLL (Use IC566 and IC565).
4	Design and plot the frequency response of Preemphesis and Deemphasis Circuits
5	Design and test BJT/FET Mixer
6	Design and test Pulse sampling, flat top sampling and reconstruction
7	Design and test Pulse amplitude modulation and demodulation.
8	Generation and Detection of Pulse position Modulation
9	Generation and Detection of Pulse Width Modulation
10	PLL Frequency Synthesizer
11	Data formatting and Line Code Generation
12	PCM Multiplexer and Demultiplexer
Course	outcomes (Course Skill Set):
At the e	end of the course the student will be able to:
4	

- 1. Illustrate the AM generation and detection using suitable electronic circuits.
- 2. Design of FM circuits for modulation, demodulation and noise suppression.
- 3. Design and test the sampling, Multiplexing and pulse modulation techniques using electronic hardware.
- 4. Design and Demonstrate the electronic circuits used for RF transmitters and receivers.

#### Assessment Details (both CIE and SEE)

The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 40% of the maximum marks (20 marks out of 50) and for the SEE minimum passing mark is 35% of the maximum marks (18 out of 50 marks). A student shall be deemed to have satisfied the academic requirements and earned the credits allotted to each subject/ course if the student secures a minimum of 40% (40 marks out of 100) in the sum total of the CIE (Continuous Internal Evaluation) and SEE (Semester End Examination) taken together.

#### **Continuous Internal Evaluation (CIE):**

CIE marks for the practical course are **50 Marks**.

The split-up of CIE marks for record/ journal and test are in the ratio **60:40**.

- Each experiment is to be evaluated for conduction with an observation sheet and record write-up. Rubrics for the evaluation of the journal/write-up for hardware/software experiments are designed by the faculty who is handling the laboratory session and are made known to students at the beginning of the practical session.
- Record should contain all the specified experiments in the syllabus and each experiment write-up will be evaluated for 10 marks.
- Total marks scored by the students are scaled down to **30 marks** (60% of maximum marks).
- Weightage to be given for neatness and submission of record/write-up on time.
- Department shall conduct a test of 100 marks after the completion of all the experiments listed in the syllabus.
- In a test, test write-up, conduction of experiment, acceptable result, and procedural knowledge will carry a weightage of 60% and the rest 40% for viva-voce.
- The suitable rubrics can be designed to evaluate each student's performance and learning ability.
- The marks scored shall be scaled down to **20 marks** (40% of the maximum marks).

The Sum of scaled-down marks scored in the report write-up/journal and marks of a test is the total CIE marks scored by the student.

#### Semester End Evaluation (SEE):

- SEE marks for the practical course are 50 Marks.
- SEE shall be conducted jointly by the two examiners of the same institute, examiners are appointed by the Head of the Institute.
- The examination schedule and names of examiners are informed to the university before the conduction of the examination. These practical examinations are to be conducted between the schedule mentioned in the academic calendar of the University.
- All laboratory experiments are to be included for practical examination.
- (Rubrics) Breakup of marks and the instructions printed on the cover page of the answer script to be strictly adhered to by the examiners. **OR** based on the course requirement evaluation rubrics shall be decided jointly by examiners.
- Students can pick one question (experiment) from the questions lot prepared by the examiners jointly.
- Evaluation of test write-up/ conduction procedure and result/viva will be conducted jointly by examiners. General rubrics suggested for SEE are mentioned here, writeup-20%, Conduction procedure and result in -60%, Viva-voce 20% of maximum marks. SEE for practical shall be evaluated for 100 marks and scored marks shall be scaled down to 50 marks (however, based on course type, rubrics shall be decided by the examiners) Change of experiment is allowed only once and 15% of Marks allotted to the procedure part are to be made zero.

The minimum duration of SEE is 02 hours

#### Suggested Learning Resources:

1. Louis E Frenzel, Principles of Electronic Communication Systems, 3rd Edition, Mc Graw Hill Education (India) Private Limited, 2016. ISBN: 978-0-07-066755-6.

MIC	CROCONTROLLERS	Semester	4
Course Code	BEC405A	CIE Marks	50
Teaching Hours/Week(L:T:P)	3:0:0	SEE Marks	50
Total Hours of Pedagogy	40	Total Marks	100
Credits	03	Exam Hours	3
Examination type(SEE)	Theory		

# **Course objectives:**

This course will enable students to:

- Understand the difference between Microprocessor and Microcontroller and embedded microcontrollers.
- Analyze the basic architecture of 8051microcontroller.
- Program 8051 microcontroller using Assembly Language and C.
- Understand the operation and use of inbuilt Timers/Counters and Serial port of 8051
- Understand the interrupt structure of 8051 and Interfacing I/O devices using I/O ports of 8051.

# **Teaching-Learning Process(General Instructions)**

The samples strategies, which the teacher can use to accelerate the attainment of the various course outcomes are listed in the following:

- 1. Lecture method (L) does not mean only the traditional lecture method, but a different type of teaching method may be adopted to develop the outcomes.
- 2. Show Video/animation films to explain the functioning of various techniques.
- 3. Encourage collaborative(Group)Learning in the class
- 4. Ask at least three HOTS(Higher-order Thinking) questions in the class, which promotes critical thinking
- 5. Adopt Problem Based Learning (PBL), which fosters students' Analytical kills, develop thinking skills such as the ability to evaluate, generalize, and analyze information rather than simply recall it.
- 6. Show the different ways to solve the same problem and encourage the students to come up with their own creative ways to solve them.
- Discuss how every concept can be applied to the real world and when that's possible, it helps improve the students' understanding. Give Programming Assignments.

	RBT Level
Module-1(8Hrs)	Level
Microcontroller: Microprocessor Vs Microcontroller, Micro	L1,L2
controller & Embedded Processors, Processor Architectures-Harvard Vs	
Princeton & RISC Vs CISC, 8051 Architecture- Registers, Pin diagram, I/O	
ports functions, Internal Memory organization. External Memory (ROM &	
RAM) interfacing. (Text book 1-1.1, Text book 2-1.0, 1.1, 3.0, 3.1, 3.2, 3.3 Text	
book 3-Pg 5-9)	
Module-2(8Hrs)	
Instruction Set: 8051 Addressing Modes, Data Transfer Instructions,	L1,L2
Arithmetic instructions, Logical Instructions, Jump & Call Instructions	
Stack & Subroutine Instructions of 8051 (with examples in assembly	
Language). (Text book 2- Chapter 5,6,7,8, Additional reading Refer	
Textbook 3, Chapter 3 for complete understanding of instructions with	
flow diagrams)	

Timers/Counters & Serial port programming:	L1,L2, L3
Basics of Timers & Counters, Data types & Time delay in the 8051 using C, Programming 8051 Timers, Mode 1 & Mode 2 Programming, Counter Programming (Assembly Language only). (Text book 2- 3.4, Text book 1-7.1, 9.1,9.2)	
Basics of Serial Communication, 8051 Connection to RS232, Programming the 8051 to transfer data serially & to receive data serially using C.( Text book 2- 3.5, Text book 1- 10.1,10.2,10.3 except assembly language programs, 10.5)	
Module-4(8Hrs)	
<b>Interrupt Programming:</b> Basics of Interrupts, 8051 Interrupts, Programming Timer Interrupts, Programming Serial Communication Interrupts, Interrupt Priority in 8051(Assembly Language only) (Text book 2- 3.6, Text book 1- 11.1,11.2,11.4, 11.5)	L1,L2, L3
Module-5 (8 Hrs)	
<b>I/O Port Interfacing &amp; Programming:</b> I/O Programming in 8051 C, LCD interfacing, DAC 0808 Interfacing, ADC 0804 interfacing, Stepper motor interfacing, DC motor control & Pulse Width Modulation (PWM) using C only. (Text book 1-7.2, 12.1, 13.1, 13.2, 17.2, 17.3)	L1, L2, L3
<ul> <li>Course outcome (Course Skill Set) <ul> <li>At the end of the course, students will be able to:</li> <li>Describe the difference between Microprocessor and Microcontroller, The Processor Architectures and Architecture of 8051Microcontroller.</li> <li>Discuss the types of 8051 Microcontroller Addressing modes &amp; Instruct Assembly Language Programs.</li> <li>Explain the programming operation of Timers/Counters and Serial po 8051 Microcontroller.</li> </ul> </li> <li>Hustrate the Interrupt Structure of 8051 Microcontroller &amp; its programming operation of the programming operation operation</li></ul>	Fypes of ions with rt of ing.
## Assessment Details (both CIE and SEE)

The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 40% of the maximum marks(20marks out of 50) and for the SEE minimum passing mark is 35% of the maximum marks (18 out of 50 marks). The student is declared as a pass in the course if he/she secures a minimum of 40% (40 marks out of 100) in the sum total of the CIE (Continuous Internal Evaluation) and SEE (Semester End Examination) taken together.

## **Continuous Internal Evaluation:**

- □ There are 25marks for the CIE's Assignment component and 25 for the Internal Assessment Test component.
- □ Each test shall be conducted for 25marks. The first test will be administered after 40-50% of the coverage of the syllabus, and the second test will be administered after 85-90% of the coverage of the syllabus. The average of the two tests shall be scaled down to 25 marks
- □ Any two assignment methods mentioned in the 22OB2.4, if an assignment is project-based then only one assignment for the courses hall be planned. The schedule for assignments shall be planned properly by the course teacher. The teacher should not conduct two assignments at the end of the semester if two assignments are planned. Each assignment shall be conducted for 25 marks. (If two assignments are conducted then the sum of the two assignments shall be scaled down to 25 marks)
- □ The final CIE marks of the course out of 50 will be the sum of the scale-down marks of tests and assignment/s marks.

# Internal Assessment Test question paper is designed to attain the different levels of Bloom's taxonomy as per the outcome defined for the course.

## Semester-End Examination:

Theory SEE will be conducted by University as per the scheduled timetable, with common question papers for the course (**duration 03 hours**).

- 1. The question paper will have ten questions. Each question is set for 20marks.
- 2. There will be 2questions from each module. Each of the two questions under a module (with a maximum of 3 sub-questions), **should have a mix of topics** under that module.
- 3. The students have to answer 5 full questions, selecting one full question from each module.
- 4. Marks scored shall be proportionally reduced to 50 marks

## Suggested Learning Resources:

## **TEXT BOOKS**

- 1. The "8051 Microcontroller and Embedded Systems Using Assembly and C", Muhammad Ali Mazidi and Janice Gillespie Mazidi and Rollind. Mckinlay; Phi, 2006 / Pearson, 2006.
- 2. "The 8051 Microcontroller", Kenneth j. Ayala, 3<sup>rd</sup> edition, Thomson/Cengage Learning.
- 3. "Programming And Customizing The 8051 Microcontroller"., Myke Predko Tata Mc Graw-Hill Edition 1999 (reprint 2003).

## **REFERENCEBOOKS:**

- 1. "The 8051 Microcontroller Based Embedded Systems", Manish K Patel, McGraw Hill, 2014, ISBN: 978-93-329-0125-4.
- 2. "Microcontrollers: Architecture, Programming, Interfacing and System Design", Raj Kamal, Pearson Education, 2005.

## Web links and Video Lectures(e-Resources):

https://youtu.be/pA6K5NgWTow?si=zQqqgXQq50dVL\_-s

Industr	Semester	IV	
Course Code	BEC405B	CIE Marks	50
Teaching Hours/Week (L: T:P: S)	3:0:0	SEE Marks	50
Total Hours of Pedagogy	40 hours	Total Marks	100
Credits	03	Exam Hours	03
Examination type (SEE)	Theory		

**Course objectives:** This course will enable student to

- Explain broad types of industrial power devices, there structure, and its characteristics.
- Design and analyse the broad categories of power electronic circuits.
- Explain various types of MEMs devices, principle of operation and construction.
- Familiarize with soft core processors and computer architecture.
- Apply protective methods for devices and circuits.

#### **Teaching-Learning Process (General Instructions)**

These are sample Strategies, which teachers can use to accelerate the attainment of the various course outcomes.

- 1. Lecture method (L) does not mean only traditional lecture method, but different type of teaching methods may be adopted to develop the outcomes.
- 2. Show Video/animation films to explain evolution of communication technologies.
- 3. Encourage collaborative (Group) Learning in the class.
- 4. Ask at least three HOTS (Higher order Thinking) questions in the class, which promotes critical thinking.
- 5. Adopt Problem Based Learning (PBL), which fosters students' Analytical skills, develop thinking skills such as the ability to evaluate, generalize, and analyze information rather than simply recall it.
- 6. Show the different ways to solve the same problem and encourage the students to come up with their own creative ways to solve them.
- **7.** Discuss how every concept can be applied to the real world and when that's possible, it helps improve the students' understanding.

#### Module-1

**Industrial Power Devices:** General purpose power diodes, fast recovery power diodes, schottky power diodes, silicon carbide power diodes **(Text book 1: 2.5, 2.6)**, Power MOSFETs, Steady state characteristics, switching characteristics, silicon carbide MOSFETs, COOLMOS, Junction field effect transistors, operation and characteristics of JFETs, Silicon Carbide JFET structures, Bipolar Junction Transistors, Steady state characteristics, switching characteristics, silicon carbide BJTs, IGBT, silicon carbide IGBTs **(Text book 1: 4.3, 4.4, 4.6, 4.7**)

#### Module-2

**Power Electronics Circuits:** ), Thyristor, Thyristor characteristics, two transistor model **(Text book 1: 9.2, 9.3, 9.4)**.Controlled Rectifiers – Single phase full converter with R and RL load, Single phase dual converters, and Three phase full converter with RL load **(Text book 1: 10.2, 10.3, 10.4)**. Switching mode regulators – Buck Regulator, Boost regulator, Buck – Boost regulator, comparison of regulators **(Text book 1: 5.9.1, 5.9.2, 5.9.3, 5.10)** 

#### Module-3

**Inverters** – Principle of operation, Single phase bridge inverter, Three phase inverter with 180 and 120 degree conduction, Current source inverter **(Text book 1: 6.3, 6.4, 6.5, 6.9)**.

**AC voltage controllers** – Single phase full wave controller with resistive load, single phase full wave controller with inductive load **(Text book 1: 11.3, 11.4)**.

#### Module-4

**MEMS Devices:** Sensing and Measuring Principles, Capacitive Sensing, Resistive Sensing, Piezoelectric Sensing, Thermal Transducers, Optical Sensors, Magnetic Sensors, MEMS Actuation Principles, Electrostatic Actuation, Thermal Actuation, Piezoelectric Actuation, Magnetic Actuation, MEMS Devices Inertial Sensors, Pressure Sensors, Radio Frequency MEMS: Capacitive Switches and Phase Shifters, Microfluidic Components, Optical Devices. **(Text book 2: 13.1, 13.3, 13.4)** 

**MEMS Applications:** Introduction, Industrial, Automotive, Biomedical (**Text book 2:15.1, 15.2, 15.3, 15.4**)

#### Module-5

**Protections of Devices and Circuits:** Cooling and Heat sinks, Thermal Modeling of Power Switching Devices, Electrical Equivalent Thermal model, Mathematical Thermal Equivalent Circuit, Coupling of Electrical and Thermal Components, Snubber circuits, Voltage protection by Selenium Diodes and Metaloxide Varistors, Current protection, Fusing, Fault current with AC source, Fault current with DC source, Electromagnetic Interference, sources of EMI, Minimizing EMI Generation, EMI shielding, EMI standards **(Text book 1: 17.2, 17.3, 17.4, 17.5, 17.6, 17.7, 17.8, 17.9)**.

## Course outcome (Course Skill Set)

At the end of the course, the student will be able to :

- 1. Explain different types of industrial power devices such as MOSFET, BJT, IGBT etc, there structure, and its operating characteristics.
- 2. Design and analyse the power electronic circuits such as switch mode regulators, inverters, controlled rectifiers and ac voltage controllers.
- 3. Explain various types of MEMs devices used for sensing pressure, temperature, current, voltage, humidity, vibration etc..
- 4. Familiarize with soft core processors such as ASIC and FPGA.
- 5. Familiarize with computer hardware, software, architecture, instruction set, memory organization, multiprocessor architecture.
- 6. Apply protective methods for devices various industrial power devices based on thermal requirements and develop protective methods for the circuits against various electrical parameters.

## **Assessment Details (both CIE and SEE)**

The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 40% of the maximum marks (20 marks out of 50) and for the SEE minimum passing mark is 35% of the maximum marks (18 out of 50 marks). The student is declared as a pass in the course if he/she secures a minimum of 40% (40 marks out of 100) in the sum total of the CIE (Continuous Internal Evaluation) and SEE (Semester End Examination) taken together.

## **Continuous Internal Evaluation:**

- There are 25 marks for the CIE's Assignment component and 25 for the Internal Assessment Test component.
- Each test shall be conducted for 25 marks. The first test will be administered after 40-50% of the coverage of the syllabus, and the second test will be administered after 85-90% of the coverage of the syllabus. The average of the two tests shall be scaled down to 25 marks
- Any two assignment methods mentioned in the 220B2.4, if an assignment is project-based then only one assignment for the course shall be planned. The schedule for assignments shall be planned properly by the course teacher. The teacher should not conduct two assignments at the end of the semester if two assignments are planned. Each assignment shall be conducted for 25 marks. (If two assignments are conducted then the sum of the two assignments shall be scaled down to 25 marks)
- The final CIE marks of the course out of 50 will be the sum of the scale-down marks of tests and assignment/s marks.

Internal Assessment Test question paper is designed to attain the different levels of Bloom's taxonomy as per the outcome defined for the course.

#### Semester-End Examination:

Theory SEE will be conducted by University as per the scheduled timetable, with common question papers for the course (**duration 03 hours**).

- 1. The question paper will have ten questions. Each question is set for 20 marks.
- 2. There will be 2 questions from each module. Each of the two questions under a module (with a maximum of 3 sub-questions), **should have a mix of topics** under that module.
- 3. The students have to answer 5 full questions, selecting one full question from each module.
- 4. Marks scored shall be proportionally reduced to 50 marks

#### Suggested Learning Resources:

#### **Text Books**

- 1. Power Electronics: Devices, Circuits, and Applications, Muhammad H. Rashid, Pearson, 4<sup>th</sup> International edition.
- 2. Fundamentals of Industrial Electronics, Bogdan M. Wilamowski, J. David Irwin, CRC Press, 2011,

#### **Reference Books**

- 1. Thomas E. Kissell, Industrial Electronics: Applications for Programmable Controllers, Instrumentation and Process Control, and Electrical Machines and Motor Controls, 3rd edition, 2003, Prentice Hall.
- 2. Ned Mohan, T.M. Undeland and W.P. Robbins, "Power Electronics: Converters, Applications and Design", Wiley India Ltd, 2008.

#### Web links and Video Lectures (e-Resources):

- https://archive.nptel.ac.in/courses/108/102/108102145/
- <u>https://nptel.ac.in/courses/117105082</u>
- <u>https://www.youtube.com/channel/UCKg8GNii0Q-ieXE56AXosGg/featured</u>
- <u>https://www.ieee-ies.org/</u>

#### Activity Based Learning (Suggested Activities in Class)/ Practical Based learning

Quiz and Seminars

OPER	Semester	4	
Course Code	BEC405C	CIE Marks	50
Teaching Hours/Week(L:T:P)	3:0:0	SEE Marks	50
Total Hours of Pedagogy	40	Total Marks	100
Credits	03	Exam Hours	3
Examination type(SEE)	Theory		

## **Course objectives:**

This course will enable students to:

- Understand the services provided by an operating system.
- Explain how processes are synchronized and scheduled.
- Understand different approaches of memory management and virtual memory management. Describe the structure and organization of the file system
- Understand interprocess communication and deadlock situations.

## Teaching-Learning Process(General Instructions)

The samples strategies, which the teacher can use to accelerate the attainment of the various course outcomes are listed in the following:

**1.** Lecturer method (L) need not to be only traditional lecture method, but alternative effective teaching methods could be adopted to attain the outcomes.

2. Use of Video/Animation to explain functioning of various concepts.

**3.** Encourage collaborative (Group Learning) Learning in the class.

**4.** Ask at least three HOT (Higher order Thinking) questions in the class, which promotes critical thinking.

**5.** Adopt Problem Based Learning (PBL), which fosters students' Analytical skills, develop design thinking skills such as the ability to design, evaluate, generalize, and analyze information rather than simply recall it.

6. Introduce Topics in manifold representations.

7. Show the different ways to solve the same problem and encourage the students to come up with their own creative ways to solve them.

**8.** Discuss how every concept can be applied to the real world - and when that's possible, it helps improve the students' understanding.

	RBT
	Level
Module-1	
Introduction to Operating Systems: OS, Goals of an OS, Operation of an OS,	L1,L2
Computational Structures, Resource allocation techniques, Efficiency, System	
Performance and User Convenience, Classes operating System, Batch processing, Multi	
programming, Time Sharing Systems, Real Time and distributed Operating Systems	
(Topics from Sections 1.2, 1.3, 2.2 to 2.8 of Text).	
Module-2	
Process Management: OS View of Processes, PCB, Fundamental State Transitions of a	L1,L2,
process, Threads, Kernel and User level Threads, Non-preemptive scheduling- FCFS and	L3
SRN, Preemptive Scheduling- RR and LCN, Scheduling in Unix and Scheduling in Linux	
(Topics from Sections 3.3, 3.3.1 to 3.3.4, 3.4, 3.4.1, 3.4.2, Selected scheduling topics	
from 4.2 and 4.3 , 4.6, 4.7 of Text).	

Module-3	
Memory Management: Contiguous Memory allocation, Non-Contiguous Memory Allocation, Paging, Segmentation, Segmentation with paging, Virtual Memory Management, Demand Paging, VM handler, FIFO, LRU page replacement policies, Virtual memory in Unix and Linux (Topics from Sections 5.5 to 5.9, 6.1 to 6.3 except Optimal policy and 6.3.1, 6.7,6.8 of Text)	L1,L2, L3
Module-4	
<b>File Systems:</b> File systems and IOCS, File Operations, File Organizations, Directory structures, File Protection, Interface between File system and IOCS, Allocation of disk space, Implementing file access (Topics from Sections 7.1 to 7.8 of Text).	L1,L2
Module5	
Message Passing and Deadlocks: Overview of Message Passing, Implementing message passing, Mailboxes, Deadlocks, Deadlocks in resource allocation, Handling deadlocks, Deadlock detection algorithm, Deadlock Prevention (Topics from Sections 10.1 to 10.3, 11.1 to 11.5 of Text).	L1, L2
<ul> <li>Course outcome (Course Skill Set)</li> <li>At the end of the course, students will be able to: <ol> <li>Explain the goals, structure, operation and types of operating systems.</li> <li>Apply scheduling techniques to find performance factors.</li> <li>Explain organization of file systems and IOCS.</li> <li>Apply suitable techniques for contiguous and non-contiguous memory allocation</li> <li>Describe message passing, deadlock detection and prevention methods.</li> </ol> </li> </ul>	

## Assessment Details (both CIE and SEE)

The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 40% of the maximum marks (20marks out of 50) and for the SEE minimum passing mark is 35% of the maximum marks (18 out of 50 marks). The student is declared as a pass in the course if he/she secures a minimum of 40% (40 marks out of 100) in the sum total of the CIE (Continuous Internal Evaluation) and SEE (Semester End Examination) taken together.

## **Continuous Internal Evaluation:**

- □ There are 25marks for the CIE's Assignment component and 25 for the Internal Assessment Test component.
- □ Each test shall be conducted for 25marks. The first test will be administered after 40-50% of the coverage of the syllabus, and the second test will be administered after 85-90% of the coverage of the syllabus. The average of the two tests shall be scaled down to 25 marks
- Any two assignment methods mentioned in the 22OB2.4, if an assignment is project-based then only one assignment for the courses hall be planned. The schedule for assignments shall be planned properly by the course teacher. The teacher should not conduct two assignments at the end of the semester if two assignments are planned. Each assignment shall be conducted for 25 marks. (If two assignments are conducted then the sum of the two assignments shall be scaled down to 25 marks) The final CIE marks of the assure out of 50 will be the sum of the scale down marks of tests on
- The final CIE marks of the course out of 50 will be the sum of the scale-down marks of tests and  $\Box$  assignment/s marks.

Internal Assessment Test question paper is designed to attain the different levels of Bloom's taxonomy as per the outcome defined for the course.

## Semester-End Examination:

Theory SEE will be conducted by University as per the scheduled timetable, with common question papers for the course (**duration 03 hours**).

- 1. The question paper will have ten questions. Each question is set for 20marks.
- 2. There will be 2questions from each module. Each of the two questions under a module (with a maximum of 3 sub-questions), **should have a mix of topics** under that module.
- 3. The students have to answer 5 full questions, selecting one full question from each module.
- 4. Marks scored shall be proportionally reduced to 50 marks

## Suggested Learning Resources: TEXT BOOKS

Operating Systems – A concept based approach, by Dhamdhere, TMH, 2nd edition.

## **REFERENCEBOOKS:**

1. Operating systems concepts, Silberschatz and Galvin, John Wiley India Pvt. Ltd, 5th edition,2001.

2. Operating system–internals and design system, William Stalling, Pearson Education, 4th ed, 2006.

3. Design of operating systems, Tannanbhaum, TMH, 2001.

## Web links and Video Lectures(e-Resources):

- https://archive.nptel.ac.in/courses/106/105/106105214/
- <u>https://onlinecourses.nptel.ac.in/noc20\_cs04/preview</u>
- <u>https://onlinecourses.nptel.ac.in/noc21\_cs72/preview</u>
- <u>https://nptel.ac.in/courses/106106144</u>

Data Structures Using C		Semester	IV
Course Code	BEC405D	CIE Marks	50
Teaching Hours/Week (L: T:P: S)	3:0:0:0	SEE Marks	50
Total Hours of Pedagogy	40	Total Marks	100
Credits	03	Exam Hours	03
Examination nature (SEE) Theory			

## **COURSE OVERVIEW:**

## **COURSE OBJECTIVES:**

The objectives of this course are to:

1. Develop proficiency in designing and implementing fundamental data structures.

2. Learn various sorting and searching algorithms and analyze their time complexity.

3. Understand algorithmic problem-solving techniques, including recursion.

4. Explore advanced data structures like trees, graphs, and hash tables.

5. Apply data structures and algorithms knowledge to solve real-world programming challenges efficiently.

## **Teaching-Learning Process (General Instructions)**

These are sample Strategies, which teachers can use to accelerate the attainment of the various course outcomes.

1. The lecturer's approach (L) does not have to be limited to traditional methods of teaching. It is possible to incorporate alternative and effective teaching methods to achieve the desired outcomes.

2. Utilize videos and animations to illustrate the functioning of different techniques used in the manufacturing of smart materials.

3. Foster collaborative learning exercises within the classroom to encourage group participation and engagement.

4. Pose a minimum of three Higher Order Thinking (HOT) questions during class discussions to stimulate critical thinking among students.

5. Implement Problem-Based Learning (PBL) as an approach that enhances students' analytical skills and nurtures their ability to design, evaluate, generalize, and analyze information, rather than solely relying on rote memorization.

## Module-1

Arrays:1D,2D and multidimensional.

Pointers: Definition and Concepts, Array of pointers, Structures and unions. Array of structures, pointer arrays, pointer to structures. Passing pointer variable as parameter in functions Dynamic memory allocation: malloc(), calloc(), realloc() and free function. Introduction to data structures and algorithms

Text book 1 -Chapter-1.1-1.3 except Rational Numbers.

Text Book 2, chapter-2

## Module-2

The Stack – Definition and examples, primitive operations, Example. Representing Stacks in C, Example:Infix,Postfix and Prefix,converting an Expression from Infix to Prefix and Program.

Text Book -1-Chapter – 2.1-2.3

Recursion – Recursive Definition and Processes, Recursion in C, Writing Recursive Programs.

Recursions - Text Book -1-Chapter - 3.1-3.3

## Module-3

Queues and Lists – The Queue and its sequential representation, Linked Lists, Lists in C.

Other Lists structures – Circular Lists, Stacks, Queues as circular list. The Josephus problem ,doubly linked lists.

Linked lists and Queues - Text Book -1-Chapter - 4.1-4.3,4.5

## Module-4

Trees – Binary Trees, binary tree representations, Huffman algorithm, Trees and their applications.

Searching – Basic searching Techniques, Tree Searching.

Trees - Text Book -1-Chapter - 5.1-5.3,5.5,7.1,7.2

#### Module-5

Hashing – Introduction, Static Hashing, Dynamic Hashing

Text Book 3 -8.1 - 8.3

Graphs - Graph representation, Elementary graph operations, Minimum cost spanning Trees -

Kruskal's Algorithm, Prim's algorithm

Text Book 3 - 6.1,6.2,6.3.1,6.3.2

## Course Outcomes (COs) (Course Skill Set)

At the end of the course, the student will be able to:

- 1. Master the implementation and application of key data structures in programming.
- 2. Demonstrate the ability to analyze algorithm efficiency and optimize code.
- 3. Solve complex problems by applying algorithmic strategies and techniques.
- 4. Design and implement algorithms for tasks involving searching, sorting, and graph traversal.
- 5. Utilize data structures and algorithms to enhance software performance and scalability

## Assessment Details (both CIE and SEE)

The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 40% of the maximum marks (20 marks out of 50) and for the SEE minimum passing mark is 35% of the maximum marks (18 out of 50 marks). A student shallbe deemed to have satisfied the academic requirements and earned the credits allotted to each subject/ course if the student secures a minimum of 40% (40 marks out of 100) in the sum total of the CIE (Continuous Internal Evaluation) and SEE (Semester End Examination) taken together.

## **Continuous Internal Evaluation:**

- For the Assignment component of the CIE, there are 25 marks and for the InternalAssessment Test component, there are 25 marks.
- The first test will be administered after 40-50% of the syllabus has been covered, and the second test will be administered after 85-90% of the syllabus has been covered
- Any two assignment methods mentioned in the 22OB2.4, if an assignment is project-based then only one assignment for the course shall be planned. The teacher should not conduct two assignments at the end of the semester if two assignments are planned.
- For the course, CIE marks will be based on a scaled-down sum of two tests and other methods of assessment.

# Internal Assessment Test question paper is designed to attain the different levels of Bloom's taxonomy as per the outcome defined for the course.

## Semester-End Examination (SEE):

Theory SEE will be conducted by University as per the scheduled timetable, with commonquestion papers for the course (duration 03 hours).

- 1. The question paper will have ten questions. Each question is set for 20 marks.
- 2. There will be 2 questions from each module. Each of the two questions under a module (witha maximum of 3 sub-questions), **should have a mix of topics** under that module.

## **Suggested Learning Resources:**

TEXT BOOKS:

- 1. Data Structures using C and C++, Yedidyah, Augenstein, Tannenbaum, 2nd Edition, Pearson Education, 2007.
- 2. Data Structures using C, Reema Thareja, 2nd Edition, Oxford University Press, 2011
- 3. Fundamentals of Data structures in C, 2<sup>nd</sup> Edition, Horowitz, Sahni, Anderson freed Universities Press,2008

## **REFERENCEBOOKS:**

- 1. Reema Thareja, Computer fundamentals and programming in C, second edition, Oxford University Press.
- 2. Gilberg and Forouzan, Data Structures: A Pseudo-code approach with C, 2ndEd, CengageLearning,2014.

#### Web links and Video Lectures (e-Resources):

- https://archive.nptel.ac.in/courses/106/102/106102064/
- https://archive.nptel.ac.in/courses/106/106/106106127/
- https://nptel.ac.in/courses/106102064
- http://elearning.vtu.ac.in/econtent/courses/video/CSE/06CS35.html
- https://nptel.ac.in/courses/106/105/106105171/
- http://www.nptelvideos.in/2012/11/data-structures-and-algorithms.html
- http://elearning.vtu.ac.in/econtent/courses/video/CSE/06CS43.html
- https://nptel.ac.in/courses/106/101/106101060/

## Activity Based Learning (Suggested Activities in Class)/ Practical Based learning

Real world problem solving using group discussion.

- Back/Forward stacks on browsers.
- Undo/Redo stacks in Excel or Word.
- Linked list representation of real-world queues -Music player, image viewer

• Real world problem solving and puzzles using group discussion. E.g., Fake coin identification, Peasant, wolf, goat, cabbage puzzle, Konigsberg bridge puzzle etc.,

• Demonstration of solution to a problem through programming.

#### Assessment Details(both CIE and SEE)

The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 40% of the maximum marks (20 marks). A student shall be deemed to have satisfied the academic requirements and earned the credits allotted to each course. The student has to secure not less than 35% (18 Marks out of 50) in the semester-end examination (SEE).

#### **Continuous Internal Evaluation(CIE):**

CIE marks for the practical course is **50 Marks**.

The split-up of CIE marks for record/journal and test are in the ratio 60:40.

- Each experiment to be evaluated for conduction with observation sheet and record write-up. Rubrics for the evaluation of the journal/write-up for hardware/software experiments designed by the faculty who is handling the laboratory session and is made known to students at the beginning of the practical session.
- Record should contain all the specified experiments in the syllabus and each experiment write-up will beevaluated for 10 marks.
- Total marks scored by the students are scaled downed to 30 marks (60% of maximum marks).
- Weightage to be given for neatness and submission of record/write-upon time.
- Department shall conduct 02 tests for 100 marks, the first test shall be conducted after the 8<sup>th</sup> week of the semester and these test shall be conducted after the 14<sup>th</sup>week of the semester.
- In each test, write-up, conduction of experiment, acceptable result, and procedural knowledge will carry a weightage of 60% and the rest 40% for viva-voce.
- The suitable rubrics can be designed to evaluate each student's performance and learning ability. Rubrics suggested in Annexure-II of Regulation book
- The average of 02 tests is scaled down to **20 marks** (40% of the maximum marks).

The Sum of scaled-down marks scored in the report write-up/journal and average marks of two tests is the total CIE marks scored by the student.

#### Semester End Evaluation(SEE):

SEE marks for the practical course is 50Marks.

SEE shall be conducted jointly by the two examiners of the same institute, examiners are appointed by the University All laboratory experiments are to be included for practical examination.

(Rubrics) Breakup of marks and the instructions printed on the cover page of the answer script to be strictly adhered to by the examiners. **OR** based on the course requirement evaluation rubrics shall be decided jointly by examiners. Students can pick one question (experiment) from the question slot prepared by the internal/external examiners jointly. Evaluation of test write-up/ conduction procedure and result/viva will be conducted jointly by examiners. General rubrics suggested for SEE are mentioned here, write up-20%, Conduction procedure and result -60%, Viva-voce 20% of maximum marks. SEEf or practical shall be evaluated for 100 marks and scored marks shall be scaled down to 50 marks (however, based on course type, rubrics shall be decided by the examiners)

Change of experiment is allowed only once and 15% Marks allotted to the procedure part to be made zero. The duration of SEE is 03hours

Rubrics suggested in Annexure-II of Regulation book

#### Suggested Learning Resources:

Textbooks:

- Data Structures using C, Reema Thareja, 2nd Edition, Oxford University Press, 2011
- Introduction to the Design and Analysis of Algorithms, Anany Levitin: 2nd Edition, 2009.Pearson.
- Online Courses:
  - Coursera: "Algorithms" by Princeton University (taught by Robert Sedgewick and Kevin Wayne).
  - o edX: "Algorithmic Design and Techniques" (offered by UC San Diego and Higher School of Economics).
- Websites and Online Resources:
  - Geeks for Geeks: Offers a wide range of tutorials, practice problems, and coding challenges related to data structures and algorithms.
  - Leet Code: Provides coding challenges that are frequently asked in technical interviews and cover a

variety of algorithmic concepts.

- Hacker Rank: Offers coding challenges and competitions with a focus on algorithms and data structures.
- Top Coder: Provides algorithmic challenges and competitions for practicing and improving problemsolving skills.
- YouTube Channels:
  - $\circ$  My code school: Offers video tutorials on various data structures and algorithms topics.
  - $\circ$  The Coding Train: Provides interactive coding tutorials on algorithms and data structures.
- Coding Platforms:
  - Code forces: Offers competitive programming challenges to improve algorithmic problem-solving skills. Hackerearth: Provides coding competitions and challenges along with tutorials and practice problems.

	Microcontrollers Lab Semester 4				
Cours	seCode	BECL456A	CIEMarks	50	
Teach	ningHours/Week(L:T:P)	0:0:2	SEEMarks	50	
Credi	ts	01	TotalMarks	100	
			ExamHours	2	
Exam	ination type(SEE)	Practical			
Cours	eo bjectives: This course will	enable students to:			
• U	Inderstand the basic programm	ing of Microcontrollers.			
• I	Developthe8051 Microcontrolle	er-basedprogramsforvariousapplicationsus	sing Assembly I	anguage &	
	C Programming.		-		
• F	rogram8051Microcontrollerto	controlanexternalhardwareusingsuitablel/	Oports.	. 11	
Note	Execute the following experiment	nents by using Keil Microvision Simulate	or (any $8051 \text{ M}_1$	crocontroller	
SLNo	can be chosen as the target) af	ha Hardware Interfacing Programs using 8	5051 Trainer Kit		
Dete 7	I. ASSE	ibly Language Programming			
Data 1	Write on ALD to move a blo	all of n butos of data from source (20k	) to doctination	(10h) using	
1	Internal PAM	Jek of it bytes of data from source (20)		(4011) using	
2	Write on ALD to move a blog	k of n bytes of data from source (2000b)	to doctination (	2050h) using	
	External RAM	k of it bytes of data from source (2000ii)	to destination (	2030II) using	
3	Write an ALP To exchange t	he source block starting with address 20k	(Internal RAN	() containing	
5	N (05) bytes of data with dest	ination block starting with address 40h (Ir	ternal RAM)	I) containing	
4	Write an ALP to exchange the	e source block starting with address 10h (i	Internal memory	(), containing	
	n (06) bytes of data with desti	nation block starting at location 00h (Exte	ernal memory).	), containing	
		( <u></u>			
Arithr	netic & Logical Operation Pi	ograms:	1.1.1.1		
_	Write an ALP to add the byte	in the RAM at 34h and 35h, store the re	sult in the regist	ter R5 (LSB)	
5	and R6 (MSB), using Indirect	Addressing Mode.			
6	Write an ALP to subtract the	bytes in Internal RAM 3/h & 35h store th	e result in regis	ter R5 (ISB)	
0	& R6 (MSR)	bytes in Internal KAW 54n &55n store th	ie result in regis	ICI KJ (LSD)	
7	Write an ALP to multiply two	8-bit numbers stored at 30h and 31h and	store16- hit rest	ult in 32h and	
,	33h of Internal RAM.	o of numbers stored at som and sim and	storero on rese	in in 5211 und	
8	Write an ALP to perform divi	sion operation on 8-bit number by 8-bit nu	umber.		
9	Write an ALP to separate posi	tive and negative in a given array.			
10	Write an ALP to separate even	n or odd elements in a given array.			
11	Write an ALP to arrange the n	umbers in Ascending & Descending orde	r.		
12	Write an ALP to find Largest	& Smallest number from a given array st	tarting from 20h	& store it in	
	Internal Memory location 40h		-		
Count	er Operation Programs:				
13	Write an ALP for Decimal UF	P-Counter.			
14	Write an ALP for Decimal DO	OWN-Counter.			
15	Write an ALP for Hexadecima	al UP-Counter.			
16	16 Write an ALP for Hexadecimal DOWN-Counter.				
	1	II. C Programming			
1	Write an 8051 C program to f	ind the sum of first 10 Integer Numbers.			
2	Write an 8051 C program to f	ind Factorial of a given number.			
3	Write an 8051 C program to f	ind the Square of a number (1 to 10) using	<u>g Look-Up Table</u>	<u>).</u>	
4	Write an 8051 C program to	o count the number of Ones and Zeros	in two consecu	tive memory	
<u> </u>	locations.				
1	III. Hardware Interfacing Programs				
	Write an 8051 C Program to r	Concrete Sing & Source successforms	Kwise direction.		
	write an obsi C program to C	senerate sine & square waveforms using	DAC Interface.		

Courseoutcomes(CourseSkillSet): Attheendofthecoursethestudentwillbeableto:

- 1. Write a Assembly Language/Cprogramsin8051forsolvingsimpleproblemsthatmanipulateinputdatausingdifferentinstructi ons.
- 2. Develop Testing and experimental procedures on 8051 Microcontroller, Analyze their operation under different cases.
- 3. Developprogramsfor8051Microcontrollertoimplementreal worldproblems.
- 4. DevelopMicrocontrollerapplicationsusingexternalhardwareinterface.

## Assessment Details (both CIE and SEE)

The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. Theminimum passing mark for the CIE is 40% of the maximum marks (20 marks out of 50) and for the SEE minimumpassing mark is 35% of the maximum marks (18 out of 50 marks). A student shall be deemed to have satisfied theacademic requirements and earned the credits allotted to each subject/ course if the student secures a minimum of40% (40 marks out of 100) in the sum total of the CIE (Continuous Internal Evaluation) and SEE (Semester EndExamination)takentogether.

## ContinuousInternalEvaluation(CIE):

CIEmarksforthepracticalcourseare50Marks.

Thesplit-upofCIEmarksforrecord/journalandtestareintheratio60:40.

- Each experiment is to be evaluated for conduction with an observation sheet and record write-up. Rubrics fortheevaluationofthejournal/writeupforhardware/softwareexperimentsaredesignedbythefacultywhoishandlingthelaboratorysessionand aremadeknowntostudentsatthebeginningofthepracticalsession.
- Record should contain all the specified experiments in the syllabus and each experiment writeup will beevaluated for 10marks.
- Totalmarksscoredbythestudentsarescaleddownto **30marks**(60%ofmaximummarks).
- Weightagetobegivenforneatnessandsubmissionofrecord/write-upontime.
- Departmentshallconductatestof100marksafterthecompletionofalltheexperimentslistedinthesy llabus.
- Inatest,testwrite-

up, conduction of experiment, acceptable result, and procedural knowledge will carry a weight age of 60% and the rest 40% for viva-voce.

- $\bullet \quad The suitable rubrics can be designed to evaluate each student's performance and learning ability.$
- Themarksscoredshallbescaleddownto20marks(40%ofthemaximummarks).

The Sum of scaled-down marks scored in the report write-up/journal and marks of a test is the total CIE marks scored by the student.

## SemesterEndEvaluation(SEE):

- SEEmarksforthepractical courseare50Marks.
- SEE shall be conducted jointly by the two examiners of the same institute, examiners are appointed by the Head of the Institute.
- The examination schedule and names of examiners are informed to the university before the conduction of the examination. These practical examinations are to be conducted between the schedule mentioned in theacademiccalendar of the University.
- $\bullet \quad All laboratory experiments are to be included for practical examination.$
- (Rubrics) Breakup of marks and the instructions printed on the cover page of the answer script to bestrictly adhered to by the examiners.**OR** based on the course requirement evaluation rubrics shall bedecidedjointlybyexaminers.
- $\bullet \quad Students can pick on equestion (experiment) from the questions lot prepared by the examiner sjointly.$
- Evaluation of test write-up/ conduction procedure and result/viva will be conducted jointly by

examiners.General rubrics suggested for SEE are mentioned here, writeup-20%, Conduction procedure and result in -60%, Viva-

voce 20% of maximum marks. SEE for practical shall be evaluated for 100 marks and scored marks shall be scaled down to 50 marks (however, based on course type, rubrics shall be decided by the examiners)

Change of experiment is allowed only on ceand 15% of Marks allotted to the procedure part are to be made zero. The minimum duration of SEE is 02 hours

## SuggestedLearningResources:

"The 8051 Microcontroller: Hardware, Software and Applications", V Udayashankara and M S Mallikarjuna Swamy, McGraw Hill Education,1<sup>st</sup>edition,2017.



This document was created with the Win2PDF "Print to PDF" printer available at

https://www.win2pdf.com

This version of Win2PDF 10 is for evaluation and non-commercial use only. Visit <u>https://www.win2pdf.com/trial/</u> for a 30 day trial license.

This page will not be added after purchasing Win2PDF.

https://www.win2pdf.com/purchase/

PROGRAMMABLE LO	Semester	IV		
Course Code	BEC456B	CIE Marks	50	
Teaching Hours/Week (L: T:P: S)	1:0:0:0	SEE Marks	50	
Total Hours of Pedagogy	14 to 16 hours	Total Marks	100	
Credits	01	Exam Hours	01	
Examination type (SEE)	Theory			

**Course objectives:** This course will enable student to

- To understand the need for automation in the industry with basic controller mechanisms involved.
- To study programming concepts to achieve the desired goal or to define the various steps involved in the automation.
- To understand programming involved with basic subroutine functions.
- To make use of the internal hardware circuits of automation circuit to control the devices during various states by monitoring the timers and counters.
- To handle the data of the I/O devices to interface the data with the controller and auxiliary devices.

#### Teaching-Learning Process (General Instructions)

These are sample Strategies, which teachers can use to accelerate the attainment of the various course outcomes.

- 1. Lecture method (L) does not mean only traditional lecture method, but different type of teaching methods may be adopted to develop the outcomes.
- 2. Show Video/animation films to explain evolution of communication technologies.
- 3. Encourage collaborative (Group) Learning in the class.
- 4. Ask at least three HOTS (Higher order Thinking) questions in the class, which promotes critical thinking.
- 5. Adopt Problem Based Learning (PBL), which fosters students' Analytical skills, develop thinking skills such as the ability to evaluate, generalize, and analyze information rather than simply recall it.
- 6. Show the different ways to solve the same problem and encourage the students to come up with their own creative ways to solve them.
- **7.** Discuss how every concept can be applied to the real world and when that's possible, it helps improve the students' understanding.

#### Module-1

**Introduction**: Programmable logic controller (PLC), role in automation (SCADA), advantages and disadvantages, hardware, internal architecture, sourcing and sinking **(Textbook 1: 1.1 to 1.4)** 

**I/O devices and Processing:** list of input and output devices, examples of applications. I/O processing, input/output units, signal conditioning, remote connections, networks, processing inputs I/O addresses. **(TextBook1: 2.1 to 2.3 and 4.1 to 4.7).** 

#### Module-2

**Programming**: Ladder programming- ladder diagrams, logic functions, latching, multiple outputs, entering programs, functional blocks, program examples like location of stop and emergency switches. (**TextBook1: 5.1 to 5.7**).

#### Module-3

**Programming Methods:** Instruction Lists- Ladder programs and Instruction lists, Branch codes, Programming Examples- Signal lamp-valve operation task. Sequential Function Charts- Branching and convergence. **(TextBook1: 6.1 to 6.3).** 

#### Module-4

**Internal Relays:** ladder programs, battery-backed relays, one-shot operation, set and reset, master control relay (**TextBook1: 7.1 to 7.6**).

**Timers and counters:** Types of timers, ON and OFF- delay timers, pulse timers, forms of counter, programming, up and down counters. **(TexBook1: 9.1 to 9.6).** 

## Shift register and data handling: shift registers, ladder programs, registers and bits, data handling, arithmetic functions. (TextBook1: 11.1 to 11.2 and 12.1 to 12.3)

### Course outcome (Course Skill Set)

At the end of the course, the student will be able to :

- 1. Describe the PLC and how to construct PLC ladder diagrams.
- 2. Illustrate an application with programming.
- 3. Describe characteristics of registers and conversion examples.
- 4. Apply PLC functions to timing and counting applications.
- 5. Analyse the analog operation of PLC and demonstrate the robot applications with PLC.

#### **Assessment Details (both CIE and SEE)**

The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 40% of the maximum marks (20 marks out of 50) and for the SEE minimum passing mark is 35% of the maximum marks (18 out of 50 marks). The student is declared as a pass in the course if he/she secures a minimum of 40% (40 marks out of 100) in the sum total of the CIE (Continuous Internal Evaluation) and SEE (Semester End Examination) taken together.

#### **Continuous Internal Evaluation:**

- There are 25 marks for the CIE's Assignment component and 25 for the Internal Assessment Test component.
- Each test shall be conducted for 25 marks. The first test will be administered after 40-50% of the coverage of the syllabus, and the second test will be administered after 85-90% of the coverage of the syllabus. The average of the two tests shall be scaled down to 25 marks
- Any two assignment methods mentioned in the 220B2.4, if an assignment is project-based then only one assignment for the course shall be planned.
- The schedule for assignments shall be planned properly by the course teacher. The teacher should not conduct two assignments at the end of the semester if two assignments are planned. Each assignment shall be conducted for 25 marks. (If two assignments are conducted then the sum of the two assignments shall be scaled down to 25 marks)
- The final CIE marks of the course out of 50 will be the sum of the scale-down marks of tests and assignment/s marks.

## Internal Assessment Test question paper is designed to attain the different levels of Bloom's taxonomy as per the outcome defined for the course.

#### Semester-End Examination:

Theory SEE will be conducted by University as per the scheduled timetable, with common question papers for the course (**duration 01 hours**).

- 1. SEE paper shall be set for 50 questions, each of the 01 marks. The pattern of the question paper is MCQ (multiple choice questions).
- 2. The time allotted for SEE is 01 hour. The student has to secure a minimum of 35% of the maximum marks meant for SEE.

#### Suggested Learning Resources:

#### Textbooks:

- 1. Programmable Logic controllers-W Bolton, 5th edition/6th edition, Elsevier- newness, 2009/2015.
- 2. Programmable logic controllers principles and applications"-John W. Webb, Ronald A Reiss, Pearson education, 5th edition, 2007.

## **Reference Books:**

- 1 Programmable Logic Controllers"- E. A Paar, 3rd Edition, An Engineers Guide. Newness, 2003.
- 2 "Introduction to Programmable Logic Controller"- Garry Dunning, 3rd Edition, Thomson Asia Pte Ltd. Publication, 2006
- 3 "PLCs & SCADA Theory and Practice"- Rajesh Mehra, Vikrant Vij, 2nd Edition, Laxmi publication, 2017
- 4 "PLC Programming for Industrial Automation"- Kevin Collins, 1st Edition, Kindle, 2016

## Activity Based Learning (Suggested Activities in Class)/ Practical Based learning.

• Quiz and Seminars

Octave Programming				
Course	Code	BECL456C	CIE Marks	50
Teachin	ng Hours/Week (L:T:P:S)	0:0:2	SEE Marks	50
Total H	ours of Pedagogy	12 Sessions	Total	100
Credits		01	Exam Hours	02
	*Additional One hour may be considered for instructions if required			
Course	objectives:	<b>ł</b>		
• Apj • Gai ez	ply theoretical knowledge of in hands-on experience in in xercises and projects.	f Octave programming to practi plementing and debugging oct	ical programming tasks ave Programming thr	s. ough coding
	Course Syllabus :			
	Basic data structures in Octa logarithmic sampling. Accessive vectors and matrices. Addition operations. Dot Products and O transpose operations. Finding of linear equations. Linear pro- Subplots, Stem Plots, Semilor control. Applications of Octa Control Systems, Signals and	ve – Vectors, Matrices, Cell Array ng elements of vectors, matrices, a n, Multiplication, Subtraction, Divi Cross Products of Vectors. Matrix eigen values and vectors of a squar gramming and integer linear progra- g and Log-log plots. Packages in ve to solve problems in Electrica d Systems/Signal Processing.	ys. Special vecors. Line and matrices. Mathematic ision, Power, Square-Ro multiplication, matrix in re matrix. Finding the solu- ramming using glpk. Plo n Matlab – symbolic, si al engineering, Electroni	ar sampling and cal operations on ot, trigonometric verse and matrix ution of a system otting in Octave. gnal processing, cs engineering,
SlNO		Experiments		
1	(a)Define the followin	g matrices using Octave		
1	i A 4x4 identity matrix			
	A 4x4 matrix of zeros			
	$\begin{array}{ccc} \text{II.} & \text{A 4A4 IIIauIIX OI ZEIOS} \\ \text{III.} & \text{A 4 A 4 i i } \\ \end{array}$			
	III. A 4x4 matri	x of ones		
	iv. The matrix U	J4 defined below.		
		$ \begin{array}{cccccccccccccccccccccccccccccccccccc$		
		official halow. It is also called th	h a TTa Jaman Janataira a	f dimension 1
	V. Matrix D4 d 1 1 1 -1 1 1 1 -1 1 -1	$\begin{array}{ccc} 1 & 1 \\ 1 & -1 \\ -1 & -1 \\ -1 & 1 \end{array}$	ne Hadamard matrix o	almension 4.
	vi. Matrix H4 d	efined below		
		$\mathbf{H}_{4} = \frac{1}{\sqrt{4}} \begin{bmatrix} 1 & 1 & 1 & 1 \\ 1 & 1 & -1 & -1 \\ \sqrt{2} & -\sqrt{2} & 0 & 0 \\ 0 & 0 & \sqrt{2} & -\sqrt{2} \end{bmatrix}$		
	vii. A 4x4 magic square G4			
	viii. A 4x4 matri	x of random numbers selected f	from the range {-1.0.1]	}.
	ix $A \Delta x \Delta$ matri	x of random numbers in the ran	$r_{1} = 0$ to 1	,
		a or random numbers in the fall		
	(U) ()			
	(I) Hov	v can you generate a 4x4 matrix	x of all 2's?	
	(ii) Fine	the transpose of U4.		
	(iii) Mu	tiply D4 by its transpose and ol	btain the resulting mat	rix. How is

	<ul> <li>related tothe identify matrix?</li> <li>(iv) Find the inverse of H4 and verify that it is the inverse.</li> <li>(v) What is the determinant of D4?</li> <li>(vi) Extract the diagonal elements of H4.</li> <li>(vii) How can you reshape the elements of D4 into a 2x8 matrix?</li> <li>(viii) What is the magic sum of a 4x4 matrix? How can you verify that G4 is indeed amagic square?</li> <li>(ix) The matrix D4 mentioned above is a 4x4 matrix. We wish to extract the sub-matrix consisting of rows 1 and 4 and columns 1 and 4. [In other words, the four corners of D4.) Show Octave code for generating the submatrix SM.</li> <li>(x) Check if the H4 and D4 are orthogonal matrices.</li> </ul>
2	<ul> <li>You will have learnt Kirchhoff's current and voltage laws to solve the voltages and currents in a DC circuit. Given a circuit with n loops, we can write down n equations in n unknowns (loop currents). Alternately, given a circuit with n nodes, we can write down n equations in n unknowns (node voltages). These linear equations can be solved using Octave.</li> <li>(a) Write down the KCL and KVL for the following circuit and solve the node voltages and currents. Assume that Vs is 100V.</li> <li>(b) Find the total power dissipated in the circuit.</li> <li>(c) Find the total power dissipated in the circuit.</li> <li>(d) Challenge – Instead of hardcoding the values of the resistors and the voltage source, can you allow the user to input R1, R2, R3, R4, R5, and Vs? Develop a complete Octave script which reads in the values of circuit parameters and prints the node voltages, node currents, and power dissipation.</li> <li>(e) Variations of the above exercises can be given to the students. For example, a resistor can be included in series with Vs. Alternately, a different circuit from a text book can be given. You can alsochange the problem by specifying the current through one of the resistors and asking the user to solve for Vs.</li> </ul>
3	<ul><li>(a) Consider the RC circuit shown in the figure below. Plot the voltage across C and the charging current through C when the switch is turned on.</li><li>(b) What is the rise time of the capacitor voltage?</li></ul>







write-up willbeevaluatedfor10marks.
• Total marks scored by the students are scaled downed to 30 marks (60% of maximum marks).
• Weightage to be given for neatness and submission of record/write-upon time.
• Department shall conduct 02 tests for 100 marks, the first test shall be conducted after the 8 <sup>th</sup>
week of thesemester and these test shall be conducted after the 14 <sup>th</sup> week of the semester.
• In each test, write-up, conduction of experiment, acceptable result, and procedural knowledge will
carry aweightage of 60% and the rest 40% for viva-voce.
• The suitable rubrics can be designed to evaluate each student's performance and learning ability.
Rubricssuggested in Annexure-II of Regulation book
• The average of 02 tests is scaled down to <b>20 marks</b> (40% of the maximum marks).
The Sum of scaled-down marks scored in the report write-up/journal and average marks of two tests is the total
CIE marksscored by the student.
Semester End Evaluation(SEE):
SEE marks for the practical course is 50Marks.
SEE shall be conducted jointly by the two examiners of the same institute, examiners are appointed by the
UniversityAll laboratory experiments are to be included for practical examination.
(Rubrics) Breakup of marks and the instructions printed on the cover page of the answer script to be strictly
adheredto by the examiners. OR based on the course requirement evaluation rubrics shall be decided jointly by
examiners.
Students can pick one question (experiment) from the question slot prepared by the internal/external examiners
jointly.Evaluation of test write-up/ conduction procedure and result/viva will be conducted jointly by
examiners. General rubrics suggested for SEE are mentioned here, write up-20%, Conduction procedure and
result -60%, Viva-voce 20% of maximum marks. SEEf or practical shall be evaluated for 100 marks and
scored marks shall be scaled down to 50 marks (however, based on course type, rubrics shall be decided by
the examiners)
Change of experiment is allowed only once and 15% Marks allotted to the procedure part to be made
zero. Theduration of SEE is 03hours
 Rubrics suggested in Annexure-II of Regulation book
Suggested Learning Resources:
Dr. P.I.G. Long Department of Engineering University of Cambridge "Introduction to Octave"
DI. F.J.G. Long, Department of Engineering Oniversity of Cambridge, Introduction to Octave,

0		

	Data Structures Lab using C			
Cours	e Code	BECL456	CIE Marks	50
Teach	ing Hours/Week (L:T:P:S)	0:0:2	SEE Marks	50
Total	Hours of Pedagogy	15 Sections	Total	10
Credits 01 Exam Hours 03				03
	*Additional	One hour may be considered for	instructions	
		if required		
Cour	se objectives:			
• A • C	apply theoretical knowledge of bain hands-on experience in im through coding exercises and	data structures and algorithms to plementing and debugging data s projects.	practical program tructures and algo	nming tasks. prithms
SlN O		Experiments		
1	<ul> <li>Write a C Program to create a Student record structure to store, N records, each record having the structure shown below: USN, Student Name and Semester. Write necessary functions         <ul> <li>a. To display all the records in the file.</li> <li>b. To search for a specific record based on the USN. In case the record is not found, suitable message should be displayed. Both the options in this case must be demonstrated. (Use pointer to structure for dynamic memory allocation)</li> </ul> </li> </ul>			
2	Write a C Program to constru a. Push b. Pop c. Display The stack underflow, and stack er	act a stack of integers and to perfo program should print appropriate npty.	rm the following e messages for sta	operations on it: ck overflow,
3	3 Write a C Program to convert and print a given valid parenthesized infix arithmetic expression to postfix expression. The expression consists of single character operands and the binary operators + (plus), - (minus), * (multiply) and / (divide).			
4	Write a C Program to simulat following operations: a. Inser	te the working of a queue of integ t b. Delete c. Display	ers using an array	. Provide the
5	Write a C Program using dyn singly linked list and to perfo program should print appropi	amic variables and pointers to con orm the following operations: a. Pr riate messages for stack overflow	nstruct a stack of i ush b. Pop c. Disp and stack empty.	integers using lay The
6	6 Write a C Program to support the following operations on a doubly linked list where each node consists of integers: a. Create a doubly linked list by adding each node at the front. b. Insert a new node to the left of the node whose key value is read as an input c. Delete the node of a given data, if it is found, otherwise display appropriate message. d. Display the contents of the list. (Note: Only either (a b and d) or (a, c, and d) may be asked in the examination)			
7	Write a C Program a. To construct a binary search tree of integers. b. To traverse the tree using all the methods i.e., inorder, preorder and postorder. c. To display the elements in the tree.			
8	Write recursive C Programs for a. Searching an element on a given list of integers using the Binary Search method. b. Solving the Towers of Hanoi problem.			
9	Write a program to traverse a graph using BFS method.			
,	Write a program to check whether given graph is connected or not using DFS method.			
10	10 Design and develop a program in C that uses Hash Function H:K->L as H(K)=K mod m(reminder method) and implement hashing technique to map a given key K to the address space L. Resolve the collision (if any) using linear probing			
Note: 7	Note: The students must be encouraged to create Leetcode account and work on Leetcode platform to			
improve the competency.				

#### Course outcomes (Course Skill Set):

- At the end of the course the student will be able to:
- Develop proficiency in coding and debugging complex algorithms and data structures.
- Acquire practical problem-solving skills by applying data structures and algorithms to real-world programming challenges.
- Develop a C program to perform arithmetic operation using data structure and operators.
- Understand the concept of graph theory and develop a C program for searching an element.
- Develop a C program to check the given graph is connected using different algorithms.

#### Assessment Details(both CIE and SEE)

The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 40% of the maximum marks (20 marks). A student shall be deemed to have satisfied the academic requirements and earned the credits allotted to each course. The student has to secure not less than 35% (18 Marks out of 50) in the semester-end examination (SEE).

#### **Continuous Internal Evaluation(CIE):**

CIE marks for the practical course is **50 Marks**.

The split-up of CIE marks for record/journal and test are in the ratio 60:40.

- Each experiment to be evaluated for conduction with observation sheet and record write-up. Rubrics for the evaluation of the journal/write-up for hardware/software experiments designed by the faculty who is handling the laboratory session and is made known to students at the beginning of the practical session.
- Record should contain all the specified experiments in the syllabus and each experiment write-up will beevaluated for 10 marks.
- Total marks scored by the students are scaled downed to 30 marks (60% of maximum marks).
- Weightage to be given for neatness and submission of record/write-upon time.
- Department shall conduct 02 tests for 100 marks, the first test shall be conducted after the 8<sup>th</sup> week of the semester and these test shall be conducted after the 14<sup>th</sup>week of the semester.
- In each test, write-up, conduction of experiment, acceptable result, and procedural knowledge will carry a weightage of 60% and the rest 40% for viva-voce.
- The suitable rubrics can be designed to evaluate each student's performance and learning ability. Rubrics suggested in Annexure-II of Regulation book
- The average of 02 tests is scaled down to **20 marks** (40% of the maximum marks).

The Sum of scaled-down marks scored in the report write-up/journal and average marks of two tests is the total CIE marks scored by the student.

#### Semester End Evaluation(SEE):

SEE marks for the practical course is 50Marks.

SEE shall be conducted jointly by the two examiners of the same institute, examiners are appointed by the University All laboratory experiments are to be included for practical examination.

(Rubrics) Breakup of marks and the instructions printed on the cover page of the answer script to be strictly adhered to by the examiners. **OR** based on the course requirement evaluation rubrics shall be decided jointly by examiners. Students can pick one question (experiment) from the question slot prepared by the internal/external examiners jointly. Evaluation of test write-up/ conduction procedure and result/viva will be conducted jointly by examiners. General rubrics suggested for SEE are mentioned here, write up-20%, Conduction procedure and result -60%, Viva-voce 20% of maximum marks. SEEf or practical shall be evaluated for 100 marks and scored marks shall be scaled down to 50 marks (however, based on course type, rubrics shall be decided by the examiners)

Change of experiment is allowed only once and 15% Marks allotted to the procedure part to be made zero. The duration of SEE is 03hours

Rubrics suggested in Annexure-II of Regulation book

#### Suggested Learning Resources:

Textbooks:

- Data Structures using C, Reema Thareja, 2nd Edition, Oxford University Press, 2011
- Introduction to the Design and Analysis of Algorithms, Anany Levitin: 2nd Edition, 2009.Pearson.
- Online Courses:
  - Coursera: "Algorithms" by Princeton University (taught by Robert Sedgewick and Kevin Wayne).
  - o edX: "Algorithmic Design and Techniques" (offered by UC San Diego and Higher School of Economics).
- Websites and Online Resources:
  - Geeks for Geeks: Offers a wide range of tutorials, practice problems, and coding challenges related to data structures and algorithms.
  - Leet Code: Provides coding challenges that are frequently asked in technical interviews and cover a

variety of algorithmic concepts.

- Hacker Rank: Offers coding challenges and competitions with a focus on algorithms and data structures.
- Top Coder: Provides algorithmic challenges and competitions for practicing and improving problemsolving skills.
- YouTube Channels:
  - $\circ$  My code school: Offers video tutorials on various data structures and algorithms topics.
  - $\circ$  The Coding Train: Provides interactive coding tutorials on algorithms and data structures.
- Coding Platforms:
  - Code forces: Offers competitive programming challenges to improve algorithmic problem-solving skills. Hackerearth: Provides coding competitions and challenges along with tutorials and practice problems.

			VISVESVARAYA TE	CHNOLOGICAL UN	IIVERSITY	, BELA	GAVI						
			B.E. in Electroni	cs and Communic	ation Eng	gineeri	ng						
			Scheme of T	<b>Feaching and Exan</b>	ninations	2022							
			Outcome Based Education	(OBE) and Choice	Based C	redit S	ystem (C	BCS)					
			(Effective fr	om the academic	year 2023	3-24)							
V SEMESTER Teaching Hours /Week Examination								ination	tion				
SI. No	Course and Course Code		Course Title	Teaching epartment (TD) and Question Paper Setting Board (PSB)	Theory Lecture	Theory Lecture Tutorial Practical/ Drawing SDA		Duration in hours	CIE Marks SEE Marks		fotal Marks	Credits	
		<b>-</b>		٩	L	т	Р	S			 		
1	HSMS	BEC501	Technological Innovation and Management Entrepreneurship	TD- ECE/ETE PSB-ECE/ETE	3	0	0		03	50	50	100	3
2	IPCC	BEC502	Digital Signal Processing	TD- ECE/ETE PSB-ECE/ETE	3	0	2		03	50	50	100	4
3	PCC	BEC503	Digital Communication	TD- ECE/ETE PSB-ECE/ETE	4	0	0		03	50	50	100	4
4	PCCL	BECL504	Digital Communication Lab	TD- ECE/ETE PSB-ECE/ETE	0	0	2		03	50	50	100	1
5	PEC	BEC515x	Professional Elective Course	TD- ECE/ETE PSB-ECE/ETE	3	0	0		03	50	50	100	3
6	PROJ	BEC586	Mini Project	TD- ECE/ETE PSB-ECE/ETE	0	0	4		03	100		100	2
7	AEC	BRMK557	Research Methodology and IPR		2	2	0		02	50	50	100	3
8	MC	BESK508	Environmental Studies	Any Department	2	0	0		02	50	50	100	2
	мс	BNSK559	National Service Scheme (NSS)	NSS coordinator			0 2			100		100	0
9		MC BPEK559	Physical Education (PE) (Sports and Athletics)	Physical Education Director	0	0							
		BYOK559	Yoga	Yoga Teacher									
									Total	550	350	900	22
Professional Elective Course													
BEC2	15A	Digital Switching and Sinite Automate Theory BEC515C				Data Structure using C++							
BEC515D   Digital Switching and Finite Automata meory   BEC515D   Satenite and Optical Communication													
Fuc.	ncement		Skill Enhancement Course 1. Lecture T. Tutor	ial. <b>P</b> : Practical <b>S= S</b>		e cours )evelon	ment Act	ivity <b>CIF</b>	Continu	ous Inter	nal Evalu	ation <b>SX</b>	X

Semester End Evaluation. **K** : The letter in the course code indicates common to al the stream of engineering. **PROJ**: Project /Mini Project. **PEC**: Professional Elective Course

**Professional Core Course (IPCC):** Refers to Professional Core Course Theory Integrated with practicals of the same course. Credit for IPCC can be 04 and its Teaching– Learning hours (L : T : P) can be considered as (3 : 0 : 2) or (2 : 2 : 2). The theory part of the IPCC shall be evaluated both by CIE and SEE. The practical part shall be evaluated by only CIE (no SEE). However, questions from the practical part of IPCC shall be included in the SEE question paper. For more details, the regulation governing the Degree of Bachelor of Engineering /Technology (B.E./B.Tech.) 2022-23

**National Service Scheme /Physical Education/Yoga:** All students have to register for any one of the courses namely National Service Scheme (NSS), Physical Education (PE)(Sports and Athletics), and Yoga(YOG) with the concerned coordinator of the course during the first week of III semesters. Activities shall be carried out between III semester to the VI semester (for 4 semesters). Successful completion of the registered course and requisite CIE score is mandatory for the award of the degree. The events shall be appropriately scheduled by the colleges and the same shall be reflected in the calendar prepared for the NSS, PE, and Yoga activities. These courses shall not be considered for vertical progression as well as for the calculation of SGPA and CGPA, but completion of the course is mandatory for the award of degree.

**Mini-project work:** Mini Project is a laboratory-oriented/hands on course that will provide a platform to students to enhance their practical knowledge and skills by the development of small systems/applications etc. Based on the ability/abilities of the student/s and recommendations of the mentor, a single discipline or a multidisciplinary Mini- project can be assigned to an individual student or to a group having not more than 4 students.

## **CIE procedure for Mini-project:**

(i) Single discipline: The CIE marks shall be awarded by a committee consisting of the Head of the concerned Department and two faculty members of the Department, one of them being the Guide. The CIE marks awarded for the Mini-project work shall be based on the evaluation of the project report, project presentation skill, and question and answer session in the ratio of 50:25:25. The marks awarded for the project report shall be the same for all the batches mates.

(ii) Interdisciplinary: Continuous Internal Evaluation shall be group-wise at the college level with the participation of all the guides of the project.

The CIE marks awarded for the Mini-project, shall be based on the evaluation of the project report, project presentation skill, and question and answer session in the ratio 50:25:25. The marks awarded for the project report shall be the same for all the batch mates.

#### No SEE component for Mini-Project.

**Professional Elective Courses (PEC):** A professional elective (PEC) course is intended to enhance the depth and breadth of educational experience in the Engineering and Technology curriculum. Multidisciplinary courses that are added supplement the latest trend and advanced technology in the selected stream of engineering. Each group will provide an option to select one course. The minimum number of students' strengths for offering a professional elective is 10. However, this conditional shall not be applicable to cases where the admission to the program is less than 10.

## VISVESVARAYA TECHNOLOGICAL UNIVERSITY, BELAGAVI

**B.E. in Electronica and Communication Engineering** 

Scheme of Teaching and Examinations2022

Outcome Based Education (OBE) and Choice Based Credit System (CBCS)

(Effective from the academic year 2023-24)

VI	SEM	EST	ER

				2	Teaching Hours /Week					Exam	Examination			
SI. No	Course and Course Code		Course Title	Teaching Department (TD and Question Paper Setting Board (PSB)	Paper Setting Board (PSB)	Theory Lecture	Tutorial	Practical/ Drawing	SDA	Duration in hours	CIE Marks	SEE Marks	otal Marks	Credits
					L	Т	Р	S	_	-		- 		
1	IPCC	BEC601	Embedded System Design	TD- ECE/ETE PSB-ECE/ETE		3	0	2		03	50	50	100	4
2	PCC	BEC602	VLSI Design and Testing	TD- ECE/ETE PSB-ECE/ETE		4	0	0		03	50	50	100	4
3	PEC	BEC613x	Professional Elective Course	TD- ECE/ETE PSB-ECE/ETE		3	0	0		03	50	50	100	3
4	OEC	BEC654x	Open Elective Course	TD- ECE, PSB-ECE	/ETE /ETE	3	0	0		03	50	50	100	3
5	PROJ	BEC685	Major Project Phase I	TD- ECE, PSB-ECE	/ETE /ETE	0	0	4		03	100		100	2
6	PCCL	BECL606	VLSI Design and Testing Lab	TD- ECE/ETE PSB-ECE/ETE		0	0	2		03	50	50	100	1
7						If the course is offered as a Theory								
	AEC/SDC	BEC657x	Ability Enhancement Course/Skill Development Course V	TD- ECE/ETE PSB-ECE/ETE	/ETE	1	0	0		01	50	50	100	1
					If cours	arse is offered as a practical			01			100	-	
		DNGKCEO		NCC accordination		0	0	2						
	мс	BNSK658	National Service Scheme (NSS)	Dhusies		-					_			
8		BPEK658 Physical Education (PE) (Sports and Athletics) Direc	irector	0	0	2			100		100	0		
		BYOK658	Yoga	Yoga	Yoga Teacher									
9	IKS	BIKS609	Indian Knowledge System			1	0	0		01	100		100	0
										Total	600	300	900	18
Professional Elective Course														
BEC	613A	Multimedia	Communication		BEC613C		Digital I	Image Proc	cessing					
BEC613B	Computer and Data Security	BEC613D	FPGA System Design using Verilog											
----------------------	--------------------------------------	------------------------	--	--	--	--	--	--						
Open Elective Course														
BEC654A	Digital System Design using Verilog	BEC654C	Electronic Communication Systems											
BEC654B	Consumer Electronics	BEC654D	Basic VLSI Design											
	Ability Enhancement Course	/ Skill Enhancement Co	burse-V											
BEC657A	FPGA System Design using Verilog LAB	BEC657C	IOT Lab											
BEC657B	System Modelling using Simulink	BEC657D	Python Programming for Machine Learning Applications											

PCC: Professional Core Course, PCCL: Professional Core Course laboratory, UHV: Universal Human Value Course, MC: Mandatory Course (Non-credit), AEC: Ability Enhancement Course, SEC: Skill Enhancement Course, L: Lecture, T: Tutorial, P: Practical S= SDA: Skill Development Activity, CIE: Continuous Internal Evaluation, SEE: Semester End Evaluation. K: The letter in the course code indicates common to al the stream of engineering. PROJ: Project /Mini Project. PEC: Professional Elective Course. PROJ: Project Phase -I, OEC: Open Elective Course

**Professional Core Course (IPCC):** Refers to Professional Core Course Theory Integrated with practicals of the same course. Credit for IPCC can be 04 and its Teaching– Learning hours (L : T : P) can be considered as (3 : 0 : 2) or (2 : 2 : 2). The theory part of the IPCC shall be evaluated both by CIE and SEE. The practical part shall be evaluated by only CIE (no SEE). However, questions from the practical part of IPCC shall be included in the SEE question paper. For more details, the regulation governing the Degree of Bachelor of Engineering /Technology (B.E./B.Tech.) 2022-23

**National Service Scheme /Physical Education/Yoga:** All students have to register for any one of the courses namely National Service Scheme (NSS), Physical Education (PE)(Sports and Athletics), and Yoga(YOG) with the concerned coordinator of the course during the first week of III semesters. Activities shall be carried out between III semester to the VI semester (for 4 semesters). Successful completion of the registered course and requisite CIE score is mandatory for the award of the degree. The events shall be appropriately scheduled by the colleges and the same shall be reflected in the calendar prepared for the NSS, PE, and Yoga activities. These courses shall not be considered for vertical progression as well as for the calculation of SGPA and CGPA, but completion of the course ismandatory for the award of degree.

**Professional Elective Courses (PEC):** A professional elective (PEC) course is intended to enhance the depth and breadth of educational experience in the Engineering and Technology curriculum. Multidisciplinary courses that are added supplement the latest trend and advanced technology in the selected stream of engineering. Each group will provide an option to select one course. The minimum number of students' strengths for offering professional electives is 10. However, this conditional shall not be applicable to cases where the admission to the program is less than 10.

#### **Open Elective Courses:**

Students belonging to a particular stream of Engineering and Technology are not entitled to the open electives offered by their parent Department. However, they can opt for an elective offered by other Departments, provided they satisfy the prerequisite condition if any. Registration to open electives shall be documented under the guidance of the Program Coordinator/ Advisor/Mentor. The minimum number of students' strength for offering Open Elective Course is 10. However, this condition shall not be applicable to class where the admission to the program is less than 10.

**Project Phase-I**: Students have to discuss with the mentor /guide and with their helphe/she has to complete the literature survey and prepare the report and finally define the problem statement for the project work.

#### VISVESVARAYA TECHNOLOGICAL UNIVERSITY, BELAGAVI

**B.E. in Electronics and Communication Engineering** 

#### Scheme of Teaching and Examinations2022

Outcome Based Education (OBE) and Choice Based Credit System (CBCS)

(Effective from the academic year 2023-24)

VII SEN	1ESTER (Sw	appable VII and V	III SEMESTER)											
							Teaching	Hours /Wee	k	Examination				
SI. No	Co Cou	urse and urse Code	Course Title	Teaching lepartment (TD and Question Paper Setting	(acy) board	Theory Lecture	Tutorial	Practical/ Drawing	SDA	Duration in hours	CIE Marks	SEE Marks	Total Marks	Credits
		-				L	т	Р	S			<u> </u>		
1	IPCC	BEC701	Microwave Engineering and Antenna Theory			3	0	2		03	50	50	100	4
2	IPCC	BEC702	Computer Networks and Protocols			3	0	2		03	50	50	100	4
3	PCC	BEC703	Wireless Communication Systems			4	0	0		03	50	50	100	4
4	PEC	BEC714x	Professional Elective Course			3	0	0		03	50	50	100	3
5	OEC	BEC755x	Open Elective Course			3	0	0		01	50	50	100	3
6	PROJ	BEC786	Major Project Phase-II			0	0	12		03	100	100	200	6
											350	350	700	24
		•	Pro	fessional Elec	tive Cou	rse							-	
BEC714	1A	Application Spe	ecific Integrated Circuit		BEC7140	2	Autor	mative E	lectroni	cs				
BEC714	1B	Cyber Security			BEC714	)	Radar (	Communica	ation					
				Open Elective	e Course									
BEC75	5A	E-waste Manag	gement		BEC7550	2	Embed	ded Systen	n Applicatio	ons				
BEC75	5B	Automative Ele	ectronics		BEC755	0	Sensors and Actuators							
PCC:	Professio	nal Core Cour	se, PCCL: Professional Core Course laboratory,	PEC: Profes	sional E	lective C	Course,	OEC: Op	en Electi	ve Cours	e PR: Pro	ject Work	κ, <b>L:</b> Lectu	ire, <b>T</b> :
Tutor	ial, <b>P</b> : Pra	actical S= SDA	: Skill Development Activity, CIE: Continuous Inf	ternal Evalua	ation, <b>SE</b>	E: Seme	ester En	id Evalua	tion. <b>TD-</b>	Teaching	g Departr	nent, <b>PSB</b>	: Paper Se	etting
depar	tment, <b>O</b>	DEC: Open Elec	ctive Course, <b>PEC</b> : Professional Elective Course.	<b>PROJ</b> : Proje	ect work									
Note:	VII and V	VIII semesters	s of IV years of the program											
141														

(1) Institutions can swap the VII and VIII Semester Schemes of Teaching and Examinations to accommodate research internships/ industry internships after the VI semester.

(2) Credits earned for the courses of VII and VIII Semester Scheme of Teaching and Examinations shall be counted against the corresponding semesters whether the VII or VIII semesters is completed during the beginning of the IV year or the later part of IV years of the program.

**Professional Elective Courses (PEC):** A professional elective (PEC) course is intended to enhance the depth and breadth of educational experience in the Engineering and Technology curriculum. Multidisciplinary courses that are added supplement the latest trend and advanced technology in the selected stream of engineering. Each group will provide an option to select one course. The minimum number of students' strengths for offering professional electives is 10. However, this conditional shall not be applicable to cases where the admission to the program is less than 10.

#### **Open Elective Courses:**

Students belonging to a particular stream of Engineering and Technology are not entitled to the open electives offered by their parent Department. However, they can opt for an elective offered by other Departments, provided they satisfy the prerequisite condition if any. Registration to open electives shall be documented under the guidance of the Program Coordinator/ Advisor/Mentor. The minimum numbers of students' strength for offering Open Elective Course is 10. However, this condition shall not be applicable to class where the admission to the program is less than 10.

#### PROJECT WORK (21XXP75): The objective of the Project work is

(i) To encourage independent learning and the innovative attitude of the students.

(ii) To develop interactive attitude, communication skills, organization, time management, and presentation skills.

(iii) To impart flexibility and adaptability.

(iv) To inspire team working.

(v) To expand intellectual capacity, credibility, judgment and intuition.

(vi) To adhere to punctuality, setting and meeting deadlines.

(vii) To install responsibilities to oneself and others.

(viii)To train students to present the topic of project work in a seminar without any fear, face the audience confidently, enhance communication skills, involve in group discussion to present and exchange ideas.

#### **CIE procedure for Project Work:**

(1) Single discipline: The CIE marks shall be awarded by a committee consisting of the Head of the concerned Department and two senior faculty members of the Department, one of whom shall be the Guide.

The CIE marks awarded for the project work, shall be based on the evaluation of the project work Report, project presentation skill, and question and answer session in the ratio 50:25:25. The marks awarded for the project report shall be the same for all the batch mates.

(2) Interdisciplinary: Continuous Internal Evaluation shall be group-wise at the college level with the participation of all guides of the college. Participation of external guide/s, if any, is desirable. The CIE marks awarded for the project work, shall be based on the evaluation of project work Report, project presentation skill, and question and answer session in the ratio 50:25:25. The marks awarded for the project report shall be the same for all the batch mates.

**SEE procedure for Project Work:** SEE for project work will be conducted by the two examiners appointed by the University. The SEE marks awarded for the project work shall be based on the evaluation of project work Report, project presentation skill, and question and answer session in the ratio 50:25:25.

### VISVESVARAYA TECHNOLOGICAL UNIVERSITY, BELAGAVI

#### B.E. in Electronic and Communication Engineering

Scheme of Teaching and Examinations2022

Outcome Based Education (OBE) and Choice Based Credit System (CBCS)

(Effective from the academic year 2023-24)

				-	Teaching	Hours /Wee	k		Exam	ination				
SI. No	Co Coι	urse and Irse Code	Course Title	Teaching Department (TD and Question Paper Setting	buaru (r.ab)	Theory Lecture	Tutorial	Practical/ Drawing	SDA	Duration in hours	CIE Marks	SEE Marks	Total Marks	Credits
		•				L	т	Р	S					
1	PEC	BEC801x	Professional Elective (Online Courses)			3	0	0		03	50	50	100	3
2	OEC	BEC802x	Open Elective (Online Courses)			3	0	0		01	50	50	100	3
3	INT	BEC803	Internship (Industry/Research) (14 - 20 weeks)			0	0	12		03	100	100	200	10
											200	200	400	16
		·	Professiona	Elective Cou	rse (Onli	ne cours	es)				•	•		
BEC80	1A	BOS Recomme	nded Course		BEC8010	2	BOS Re	commende	ed Course					
BEC801B BOS Recommended Course			BEC801	EC801D BOS Recommended Course										
Open Elective Courses (On				(Online C	ourses)									
BEC802A BOS Recommended Course				BEC8020	0	BOS Re	commende	ed Course						
BEC80	2B	BOS Recommen	nded Course		BEC802	0	BOS Re	commende	ed Course					

L: Lecture, T: Tutorial, P: Practical S= SDA: Skill Development Activity, CIE: Continuous Internal Evaluation, SEE: Semester End Evaluation. TD- Teaching Department, PSB: Paper Setting department, OEC: Open Elective Course, PEC: Professional Elective Course. PROJ: Project work, INT: Industry Internship / Research Internship / Rural Internship

#### Note: VII and VIII semesters of IV years of the program

#### Swapping Facility

- Institutions can swap VII and VIII Semester Scheme of Teaching and Examinations to accommodate research internships/ industry internships/Rural Internship after the VI semester.
- Credits earned for the courses of VII and VIII Semester Scheme of Teaching and Examinations shall be counted against the corresponding semesters whether VII or VIII semester is completed during the beginning of IV year or later part of IV year of the program.

#### **Elucidation:**

At the beginning of IV years of the program i.e., after VI semester, VII semester classwork and VIII semester **Research Internship /Industrial Internship / Rural Internship** shall be permitted to be operated simultaneously by the University so that students have ample opportunity for an internship. In other words, a good percentage of the class shall attend VII semester classwork and a similar percentage of others shall attend to Research Internship or Industrial Internship or Rural Internship.

Research/Industrial /Rural Internship shall be carried out at an Industry, NGO, MSME, Innovation center, Incubation centre, Start-up, centre of Excellence (CoE), Study Centre established in the parent institute and /or at reputed research organizations/institutes.

The mandatory Research internship /Industry internship / Rural Internshipis for 14 to 20 weeks. The internship shall be considered as a head of passing and shall be considered for the award of a degree. Those, who do not take up/complete the internship shall be declared to fail and shall have to complete it during the subsequent University examination after satisfying the internship requirements.

**Research internship:** A research internship is intended to offer the flavor of current research going on in the research field. It helps students get familiarized with the field and imparts the skill required for carrying out research.

**Industry internship:** Is an extended period of work experience undertaken by students to supplement their degree for professional development. It also helps them learn to overcome unexpected obstacles and successfully navigate organizations, perspectives, and cultures. Dealing with contingencies helps students recognize, appreciate, and adapt to organizational realities by tempering their knowledge with practical constraints.

**Rural Internship:** Rural development internship is an initiative of Unnat Bharat Abhiyan Cell, RGIT in association with AICTE to involve students of all departments studying in different academic years for exploring various opportunities in techno-social fields, to connect and work with Rural India for their upliftment.

The faculty coordinator or mentor has to monitor the student's internship progress and interact with them to guide for the successful completion of the internship.

The students are permitted to carry out the internship anywhere in India or abroad. University shall not bear any expenses incurred in respect of the internship.

With the consent of the internal guide and Principal of the Institution, students shall be allowed to carry out the internship at their hometown (within or outside the state or abroad), provided favorable facilities are available for the internship and the student remains regularly in contact with the internal guide. University shall not bear any cost involved in carrying out the internship by students. However, students can receive any financial assistance extended by the organization.

Professional Elective /Open Elective Course: These are ONLINE courses suggested by the respective Board of Studies. Details of these courses shall be made available for students on the VTU web portal.

Annexure-I 9

Total Marks

100

100

100

100

100

100

100

100

800

Credits

4

4

3

3

1

1

0

0

16

#### B.E. in the title of the program Scheme of Teaching and Examinations2022 Outcome Based Education (OBE) and Choice Based Credit System (CBCS) (Effective from the academic year 2023-24) **VI SEMESTER Teaching Hours /Week** Examination Teaching Department (TD) and Question Paper Setting Board (PSB) Practical/ Drawing Tutorial Duration in hours Theory Lecture Marks **SEE Marks Course and** SDA **Course Title** No **Course Code** 빙 Ρ L Т S BXX601 3 0 2 03 50 50 IPCC Embedded System Design 1 03 PCC BXX602 Microwave and Antenna Theory 4 0 0 50 50 3 03 50 PEC BXX613x **Professional Elective Course** 0 0 50 BXX654x 3 0 03 50 50 0 OEC **Open Elective Course** 0 2 03 50 50 BXXL606 0 PCCL Lab component If the course is offered as a Theory 1 0 0 Ability Enhancement Course/Skill Development BXX657x 01 50 50 AEC/SDC If course is offered as a practical Course V 0 0 2 NSS coordinator BNSK658 National Service Scheme (NSS) **Physical Education BPEK658** Physical Education (PE) (Sports and Athletics) 0 0 2 MC 100 \_\_\_\_ Director

VISVESVARAYA TECHNOLOGICAL UNIVERSITY, BELAGAVI

	Professional Elective Course								
BEC613A	Intelligent Systems and Machine Learning Algorithms	BEC613C	Digital Image Processing						
BEC613B	Computer and Data Security	BEC613D	FPGA System Design using Verilog						
	Open Elective Course								
BEC654A	Digital System Design using Verilog	BEC654C	Electronic Communication Systems						

**Yoga Teacher** 

1

0

0

01

Total

100

500

\_\_\_\_

300

**BYOK658** 

**BIKS609** 

Yoga

Indian Knowledge System

SI.

2

3

4

5

6

7

8

IKS

BEC654B	Consumer Electronics	BEC654D	Basic VLSI Design
	Ability Enhancement Course	/ Skill Enhancem	ent Course-V
BEC657A	FPGA System Design using Verilog LAB	BEC657C	IOT Lab
BEC657B	System Modelling using Simulink	BEC657D	Python Programming for Machine Learning Applications

Annexure-I 11

VIII and	VISVESVARAYA TECHNOLOGICAL UNIVERSITY, BELAGAVI B.E. in the title of the program Scheme of Teaching and Examinations2022 Outcome Based Education (OBE) and Choice Based Credit System (CBCS) (Effective from the academic year 2023-24)												
Viran	i viii senies	ter for who see	s internship with project work		1	Teaching	Hours /Wee	k		Exam	ination		
SI. No	SI. Course and No Course Code		Course Title	Teaching lepartment (TD) and Question Paper Setting Board (PSB)	Theory Lecture	Tutorial	Practical/ Drawing	SDA	Duration in hours	CIE Marks	SEE Marks	Total Marks	Credits
				1	L	Т	Р	S					
1	PCC	BXX701	To be completed in 5 <sup>th</sup> / 6 <sup>th</sup> semester		3	0	2		03	50	50	100	4
2	PCC	BXX702	To be completed in 5 <sup>th</sup> / 6 <sup>th</sup> semester		3	0	2		03	50	50	100	4
3	PCC	BXX703	To be completed in 5 <sup>th</sup> / 6 <sup>th</sup> semester		4	0	0		03	50	50	100	3
4	PEC	BXX714x	Professional Elective Course (MOOC Courses )		3	0	0		03	50	50	100	3
5	OEC	BXX755x	Open Elective Courses(MOOC courses)		3	0	0		01	50	50	100	3
1	PEC	Bxx801x	Professional Elective (Online Courses)		3	0	0		03	50	50	100	3
2	OEC	Bxx802x	Open Elective (Online Courses)		3	0	0		01	50	50	100	3
3	PROJ	BXX883	Project Work Outcome of Training		0	0	12		03	100	100	200	9
4	INT	Bxx804	Internship (Industry/Research) (Two semesters)		0	0	12		03	100	100	200	10
									Total	200	200	400	42

#### B. E. (EC / TC) Choice Based Credit System (CBCS) and Outcome Based Education (OBE) SEMESTER – V

SEMESTER – V					
Technological Innovation and Management Entrepreneurship					
Course Code	BEC501	CIE Marks	50		
Number of Lecture Hours/Week	03	SEE Marks	50		
Total Number of Lecture Hours	40 (08 Hours / Module)	Exam Hours	03		
	CREDITS-03				
Course Learning Objectives: This cou	rse will enable students t	0:			
• Understand basic skills of Manag	gement				
• Understand the need for Entrepre	eneurs and their skills.				
• Identify the Management function	ons and Social responsibil	lities.			
Understand economic developm	ent creativity and Innova	ation			
Understand the Ideation Process	creation of Business Mc	del Feasibility Stud	v and		
sources of funding		den, i eusionity stud	y und		
MO	DULF.1		RBT		
MO	DULL-1		Level		
Management: Nature and Functions of	of Management – Impor	tance. Definition.			
Management Functions, Levels of Mana	gement. Roles of Manage	er. Managerial Skills			
Management & Administration, Manage	ement as a Science. Art &	k Profession			
(Selected tonics of Chapter 1, Text1).					
<b>Planning:</b> Planning-Nature. Importance	e. Types. Steps and Lim	itations of Planning	L1,L2		
Decision Making – Meaning, Types and	Steps in Decision Makir	19 19			
(Selected topics from Chapters 4 & 5.	Text 1).	-0			
MODULE-2					
Organizing and Staffing: Organiz	<b>ation</b> -Meaning Charact	eristics Process o	f		
Organizing, Principles of Organizing, St	nan of Management (me	aning and importance	<b>a</b>		
only) Departmentalization Comm	ittees–Meaning Types	of Committees			
Centralization Vs Decentralization of	Authority and Responsil	bility: <b>Staffing</b> -Nee	1		
and Importance, Recruitment and Selec	tion Process (Selected to	poics from Chapter	3		
7. 8 & 11.Text 1).					
<b>Directing and Controlling:</b> Meaning	and Requirements of	Effective Direction			
Giving Orders: Motivation-Nature of	Motivation. Motivation	Theories (Maslow'	, L1,L2		
Need-Hierarchy Theory and Herzberg	's Two Factor Theory	: Communication -	-		
Meaning. Importance and Purposes	of Communication:	Leadership-Meaning			
Characteristics, Behavioural Approach	of Leadership: Coordinat	ion-Meaning. Types	,		
Techniques of Coordination: Controll	ing – Meaning, Need	for Control System	,		
Benefits of Control. Essentials of Effect	tive Control System. Ster	os in Control Proces	\$		
(Selected topics from Chapters 15 to 1	8 and 9, Text 1).				
MO	DULE-3				
Social Responsibilities of Business:	Meaning of Social R	esponsibility, Socia	1		
Responsibilities of Business towards Di	fferent Groups, Social A	udit, Business Ethic	5		
and Corporate Governance (Selected to	pics from Chapter 3, To	ext 1).			
Entrepreneurship: Definition of Entrepreneur, Importance of Entrepreneurship,					
concepts of Entrepreneurship, Cha	aracteristics of succe	ssful Entrepreneur	, L1,L2		
Classification of Entrepreneurs, My	yths of Entrepreneursl	nip, Entrepreneuria	1		
Development models, Entrepreneuria	l development cycle,	Problems faced by	7		
Entrepreneurs and capacity building f	for Entrepreneurship (Se	elected topics fron	1		
Chapter 2, Text 2).					
MC	DILE-4				
IVIC					

Modern Small Business Enterprises: Role of Small Scale Industries, Impact of	
Globalization and WTO on SSIs, Concepts and definitions of SSI Enterprises,	L1,L2
Government policy and development of the Small Scale sector in India, Growth and	
Performance of Small Scale Industries in India, Sickness in SSI sector, Problems for	
Small Scale Industries, Ancillary Industry and Tiny Industry (Definition only)	
(Selected topics from Chapter1, Text 2).	
Idea Generation and Feasibility Analysis- Idea Generation; Creativity and	
Innovation; Identification of Business Opportunities; Market Entry Strategies;	
Marketing Feasibility; Financial Feasibilities; Political Feasibilities; Economic	
Feasibility; Social and Legal Feasibilities; Technical Feasibilities; Managerial	
Feasibility, Location and Other Utilities Feasibilities.(Selected topics from Chapter	
6(Page No. 111-117) & Chapter 7(Page No. 140-142), Text 2)	
MODULE-5	
Business model – Meaning, designing, analyzing and improvising; Business Plan –	
Meaning, Scope and Need; Financial, Marketing, Human Resource and	
Production/Service Plan; Business plan Formats; Project report preparation and	
presentation; Why some Business Plan fails? (Selected topics from Chapter 8 (Page	
No 159-164, Text 2)	
Financing and How to start a Business? Financial opportunity identification;	
Banking sources; Nonbanking Institutions and Agencies; Venture Capital – Meaning	L1,L2,
and Role in Entrepreneurship; Government Schemes for funding business; Pre launch,	L3
Launch and Post launch requirements; Procedure for getting License and Registration;	
Challenges and Difficulties in Starting an Enterprise (Selected topics from Chapter	
7(Page No 147-149), Chapter 5 (Page No 93-99) & Chapter 8(Page No. 166-172)	
Text 2)	
Project Design and Network Analysis: Introduction, Importance of Network	
Analysis, Origin of PERT and CPM, Network, Network Techniques, Need for	
Network Techniques, Steps in PERT, CPM, Advantages, Limitations and	
Differences. (Selected topics from Chapters 20, Text 3).	
<b>Course Outcomes:</b> After studying this course, students will be able to:	1
1. Understand the fundamental concepts of Management and Entrepreneurship	o and
opportunities in order to setup a business	
2. Describe the functions of Managers, Entrepreheurs and their social responsibilities	ation of
5. Understand the components in developing a business plan, along with the integr	ation of
4. Describe the importance of small cools in dustries in according development and inst	:
4. Describe the importance of small scale industries in economic development and inst	
support to start a small scale industry and understand the concepts of Creaty	and and
<b>5</b> A wareness shout various sources of funding and institutions supporting entrements	
5. Awareness about various sources of funding and institutions supporting entreprenet	115
1 Principles of Management DC Tripathi DN Doddy McGraw Hill Education 6th 1	Edition
2017 ISBN 12:078 02 5260 525 /	Lanuon,
2017. ISBN-15.976-95-5200-555-4.	timoth
2. Entrepretedustrip Development Sman Business Enterprises- Toomina W Charan Dearson Education 2008 ISBN 078-81-7758-260-4	umam,
2 Dynamics of Entropropagical Davalonment and Management by Vasant Dassi HDU	2007
ISBN: 078 81 8488 801 2	2007,
A Depart D Hisrich Mathew I Manimala Michael D Datars and Dean A Sh	anhard
"Entrepreneurship" 8th Edition Tata Mc_graw Hill Publishing Co. ltd_new Delhi 20	12
Reference Rook.	12.
1 Essentials of Management: An International Innovation and Leadership perspe	ctive by
Harold Koontz, Heinz Weihrich McGraw Hill Education 10th Edition 2016 ISBN-	978-93-
in the resolution in the state of the state	10 75

392-2286-4.

Digital S	Semester	5	
Course Code	BEC502	CIE Marks	50
Teaching Hours/Week (L:T:P: S)	3:0:2:0	SEE Marks	50
Total Hours of Pedagogy	40 hours Theory + 8-10 Lab slots	Total Marks	100
Credits	04	Exam Hours	3 Hours
Examination nature (SEE)	Theory		

#### **Course objectives:**

1. Preparation: To prepare students with fundamental knowledge/ overview in the field of Digital Signal Processing

2. Core Competence: To equip students with a basic foundation of Signal Processing by delivering the basics of Discrete Fourier Transforms, their properties, efficient computations & the design of digital filters.

#### **Teaching-Learning Process (General Instructions)**

These are sample Strategies; that teachers can use to accelerate the attainment of the various course outcomes.

1. Lecture method (L) does not mean only traditional lecture method, but different type of teachingmethods may be adopted to develop the outcomes.

2. Show Video/animation films to explain the different concepts of Digital Signal Processing

3. Encourage collaborative (Group) Learning in the class

4. Ask at least three HOTS (Higher order Thinking) questions in the class, which promotes criticalthinking

5. Adopt Problem Based Learning (PBL), which fosters students' Analytical skills, develop thinkingskills such as the ability to evaluate, generalize, and analyze information rather than simply recallit.

6. Topics will be introduced in a multiple representation.

7. Show the different ways to solve the same problem and encourage the students to come up with their own creative ways to solve them.

8. Discuss how every concept can be applied to the real world - and when that's possible, it helpsimprove the students' understanding.

9. Adopt Flipped class technique by sharing the materials / Sample Videos prior to the class and havediscussions on the that topic in the succeeding classes.

10. Give Programming Assignments.

#### **MODULE-1**

**Introduction:** Signals, Systems and Signal Processing, Classification of Signals, The Concept of Frequency in Continuous Time and Discrete Time Sinusoidal Signals. [Text1: 1.1, 1.2, 1.3: 1.3.1, 1.3.2]

**Discrete Time Signals and Systems:** Discrete Time Signals, Discrete Time Systems, Analysis of Discrete Time Linear Time Invariant Systems.

[Text 1: 2.1.1, 2.1.2, 2.2.1, 2.2.2, 2.2.3, 2.3.1, 2.3.2, 2.3.3, 2.3.5]

#### **MODULE-2**

**Z-Transforms:** The z-Transform, Properties of the z-Transform (Statements only), The System Function of a Linear Time Invariant system. Text1:3.1, 3.2, 3.3.3.

**The Discrete Fourier Transform:** Frequency Domain sampling and Reconstruction of Discrete Time Signals, The DFT, The DFT as Linear Transformation. Properties of DFT: Periodicity, Linearity and Symmetry for real valued sequence, Multiplication of two DFTs and Circular Convolution.

[Text1: 7.1.1, 7.1.2, 7.1.3, 7.2: 7.2.1, 7.2.2]

#### **MODULE-3**

**DFT Properties:** Time reversal of a sequence, Circular Time shift of a sequence, Circular frequency shift, Complex conjugate property, Multiplication of two sequences, Perceval's theorem. Linear Filtering Methods based on the DFT. (Text 1: 7.3].

**Efficient Computation of the DFT- FFT Algorithms:** Direct Computation of the DFT, Radix-2 FFT Algorithms: computation of DFT and IDFT in decimation in time.

[Text1: 8.1: 8.1.1, 8.1.3].

#### **MODULE-4**

**Design of FIR Filters:** Characteristics of practical frequency-selective filters, Symmetric and Antisymmetric FIR filters, Design of Linear-phase FIR (low pass and High pass) filters using windows - Rectangular, Bartlett, Hanning, Hamming and Blackman windows. Structure for FIR Systems: Direct form and Cascade form. [Text1: 10.1.2, 10.2.1, 10.2.2]

#### **MODULE-5**

**IIR Filter Design:** Infinite Impulse response Filter Format, Bilinear Transformation Design Method, Analog Filters using Low pass prototype transformation, Normalized Butterworth Functions, Bilinear Transformation and Frequency Warping, Bilinear Transformation Design Procedure, Digital Butterworth Filter Design (Lowpass and Highpass) using BLT. Realization of IIR Filters in Direct form I and II. [Text2: 8.1, 8.2, 8.3 (Butterworth filter design), 8.8.1]

#### PRACTICAL COMPONENT OF IPCC

#### List of Programs to be implemented & executed using any programming languages like **Moku:Go/ MATLAB/OCTAVE (but not limited to)**

SI.NO	Experiments
1	Program to generate the following discrete time signals.
	a) Unit sample sequence, b)Unit step sequence, c) Exponential sequence, d)Sinusoidal sequence, e)
	Random sequence
2	Program to perform the following operations on signals.
	a) Signal addition, b) Signal multiplication, c)Scaling, d) Shifting, e)Folding
3	Program to perform convolution of two given sequences (without using built-in function) and display the
	signals.
4	Consider a causal system y(n) = 0.9y(n-1)+x(n).
	a) Determine H(z) and sketch its pole zero plot.
	b) Plot $ H(e^{j\omega}) $ and $\angle H(e^{j\omega})$
	c) Determine the impulse response h(n).
F	Commutation of Manager DPT of a given account (without using built in function) and to also the
Э	computation of N point DFT of a given sequence (without using built-in function) and to plot the
(	Inagintude and phase spectrum.
6	Using the DF1 and IDF1, compute the following for any two given sequences
	a) Linear convolution
7	
7	Verification of Linearity property, circular time shift property & circular frequency shift property of DFT.
8	Develop designation in time rediv 2 FFT elecuithm without using built in functions
	Develop decimation in time radix-2 FF1 algorithm without using built-in functions.
9	Design and implementation of digital low pass FIR filter using a window to meet the given specifications
10	Design and implementation of digital high pass FIR filter using a window to meet the given specifications
11	Design and implementation of digital UD Duttomuseth law page filter to most the given gravifications
11	Design and implementation of digital fix butter worth low pass inter to meet the given specifications.
12	Design and implementation of digital IIR Butterworth high pass filter to meet the given specifications
Course	outcomes (Course Skill Set):
At the e	and of the course, the student will be able to:
•	Analyse the uniferent types of signals and systems used in digital signal processing.
•	Compute the response of an LTI system using time and nequency domain techniques.
•	Develop algorithms for the encient computations of DF1 and IDF1.
•	Design of digital IIR digital filters using bilinear transformation method
Δεερεει	ment Details (both CIF and SFF)
The we	sightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The
minimu	up nassing mark for the CIE is 40% of the maximum marks (20 marks out of 50) and for the SEE minimum
naccina	r mark is 25% of the maximum marks (18 out of 50 marks). The student is declared as a pass in the source if
ha /aha	sequence a minimum of 4004 (40 marks out of 100) in the total of the CIE (Continuous Internel Production)
ne/sne	secures a minimum of 40% (40 marks out of 100) in the total of the CIE (Continuous internal Evaluation)
and SEE	E (Semester End Examination) taken together.
The IPC	C means the practical portion integrated with the theory of the course. CIE marks for the theory component
ara 75	marks and that for the practical component is <b>25 marks</b>
are 25 i	marks and that for the practical component is <b>25 marks</b> .

#### CIE for the theory component of the IPCC

- 25 marks for the theory component are split into 15 marks for two Internal Assessment Tests (Two Tests, each of 15 Marks with 01-hour duration, are to be conducted) and 10 marks for other assessment methods mentioned in 220B4.2. The first test at the end of 40-50% coverage of the syllabus and the second test after covering 85-90% of the syllabus.
- Scaled-down marks of the sum of two tests and other assessment methods will be CIE marks for the theory component of IPCC (that is for **25 marks)**.
- The student has to secure 40% of 25 marks to qualify in the CIE of the theory component of IPCC.

#### CIE for the practical component of the IPCC

- **15 marks** for the conduction of the experiment and preparation of laboratory record, and **10 marks** for the test to be conducted after the completion of all the laboratory sessions.
- On completion of every experiment/program in the laboratory, the students shall be evaluated including viva-voce and marks shall be awarded on the same day.
- The CIE marks awarded in the case of the Practical component shall be based on the continuous evaluation of the laboratory report. Each experiment report can be evaluated for 10 marks. Marks of all experiments' writeups are added and scaled down to **15 marks**.
- The laboratory test (duration 02/03 hours) after completion of all the experiments shall be conducted for 50 marks and scaled down to 10 marks.
- Scaled-down marks of write-up evaluations and tests added will be CIE marks for the laboratory component of IPCC for **25 marks**.
- The student has to secure 40% of 25 marks to qualify in the CIE of the practical component of the IPCC.

#### **SEE for IPCC**

Theory SEE will be conducted by University as per the scheduled timetable, with common question papers for the

#### course (duration 03 hours)

- 1. The question paper will have ten questions. Each question is set for 20 marks.
- 2. There will be 2 questions from each module. Each of the two questions under a module (with a maximum of 3 sub-questions), **should have a mix of topics** under that module.
- 3. The students have to answer 5 full questions, selecting one full question from each module.
- 4. Marks scored by the student shall be proportionally scaled down to 50 Marks

# The theory portion of the IPCC shall be for both CIE and SEE, whereas the practical portion will have a CIE component only. Questions mentioned in the SEE paper may include questions from the practical component.

- The minimum marks to be secured in CIE to appear for SEE shall be 10 (40% of maximum marks-25) in the theory component and 10 (40% of maximum marks -25) in the practical component. The laboratory component of the IPCC shall be for CIE only. However, in SEE, the questions from the laboratory component shall be included. The maximum of 04/05 sub-questions are to be set from the practical component of IPCC, the total marks of all questions should not be more than 20 marks.
- SEE will be conducted for 100 marks and students shall secure 35% of the maximum marks to qualify for the SEE. Marks secured will be scaled down to 50.
- The student is declared as a pass in the course if he/she secures a minimum of 40% (40 marks out of 100)

in the sum total of the CIE (Continuous Internal Evaluation) and SEE (Semester End Examination) taken together.

#### Suggested Learning Resources:

#### Text Books:

1. Proakis & Manolakis, "Digital Signal Processing - Principles Algorithms & Applications", 4th Edition, Pearson education, New Delhi, 2007. ISBN: 81-317-1000-9.

2. Li Tan, Jean Jiang, "Digital Signal processing - Fundamentals and Applications", Academic Press, 2013, ISBN: 978-0-12-415893.

3. Vinay K. Ingle, John G Proakis, "Digital Signal Processing Using MATLAB, A problem Solving Companion", Cengage Learning, 2018, ISBN: 93-86668-11-4

#### **Reference Books:**

1. Simon Haykin and Barry Van Veen, "Signals and Systems", 2nd Edition, 2008, Wiley India. ISBN 9971-51-239-4.

2. Sanjit K Mitra, "Digital Signal Processing, A Computer Based Approach", 4th Edition, McGraw Hill Education, 2017. ISBN:978-1-25-909858

3. Oppenheim & Schaffer, "Discrete Time Signal Processing", PHI, 2003.

4. D Ganesh Rao and Vineeth P Gejji, "Digital Signal Processing" Cengage India Private Limited, 2017, ISBN: 9386858231

Web links and Video Lectures (e-Resources):

1. Digital Signal processing, <u>https://nptel.ac.in/courses/117102060</u>

Activity Based Learning (Suggested Activities in Class)/ Practical Based learning

Programming Assignments / Mini Projects can be given to improve programming skills

DIGITAL (	Semester	5	
Course Code	BEC503	CIE Marks	50
Teaching Hours/Week (L:T:P: S)	4:0:0:0	SEE Marks	50
Total Hours of Pedagogy	50 Hours	Total Marks	100
Credits	04	Exam Hours	3 Hours
Examination type (SEE)	Theory		

#### **Course objectives:**

- Understand the concept of signal processing of digital data and signal conversion to symbols at the transmitter and receiver.
- Compute performance metrics and parameters for symbol processing and recovery in ideal and corrupted channel conditions.
- Understand the principles of spread spectrum communications.
- Understand the basic principles of information theory and various source coding techniques.
- Build a comprehensive knowledge about various Source and Channel Coding techniques.
- Discuss the different types of errors and error detection and controlling codes used in the communication channel.
- Understand the concepts of convolution codes and analyze the code words using time domain and transform domain approach.

#### **Teaching-Learning Process (General Instructions)**

These are sample Strategies, which teachers can use to accelerate the attainment of the various course outcomes.

- **1.** Lecture method (L) does not mean only the traditional lecture method, but a different type of teaching method may be adopted to develop the outcomes.
- 2. Arrange visits to nearby PSUs such as BHEL, BEL, ISRO, etc., and small-scale communication industries.
- **3.** Show Video/animation films to explain the functioning of various modulation techniques, Channel, and source coding.
- 4. Encourage collaborative (Group) Learning in the class
- 5. Ask at least three HOTS (Higher-order Thinking) questions in the class, which promotes critical thinking
- **6.** Adopt Problem Based Learning (PBL), which fosters students' Analytical skills, develop thinking skills such as the ability to evaluate, generalize & analyze information rather than simply recall it.
- 7. Topics will be introduced in multiple representations.
- **8.** Show the different ways to solve the same problem and encourage the students to come up with their own creative ways to solve them.
- **9.** Discuss how every concept can be applied to the real world and when that's possible, it helps improve the students' understanding.

#### Module-1

**Bandpass Signals to Equivalent Lowpass:** Hilbert Transform, Pre-envelopes, Complex envelopes of Band-pass Signals, Canonical Representation of Bandpass signals.

**Signalling over AWGN Channels-** Introduction, Geometric representation of signals, Gram- Schmidt Orthogonalization procedure, Conversion of the continuous AWGN channel into a vector channel , Optimum receivers using coherent detection: ML Decoding, Correlation receiver, matched filter receiver.

#### Module-2

**Digital Modulation Techniques:** Phase shift Keying techniques using coherent detection: generation, detection and error probabilities of BPSK and QPSK, M–ary PSK, M–ary QAM. Frequency shift keying techniques using Coherent detection: BFSK generation, detection and error probability. BFSK using Noncoherent Detection, Differential Phase Shift Keying.

#### Module-3

**Information theory:** Introduction, Entropy, Source Coding Theorem, Lossless Data Compression Algorithms, Discrete Memoryless Channels, Mutual Information, Channel capacity, Channel Coding Theorem, Information Capacity Law (Statement).

#### **Module-4**

Error Control Coding: Error Control Using Forward error Correction,

**Linear Block Codes:** Definitions, Matrix Descriptions, Syndrome and its properties, Minimum distance Considerations, Syndrome Decoding, Hamming Codes.

**Cyclic Codes:** Properties, Generator and Parity Check Polynomial and matrices, Encoding, Syndrome computation, Examples.

#### Module-5

**Convolutional Codes:** Convolutional Encoder, Code tree, Trellis Graph and State graph, Recursive systematic Convolutional codes, Optimum decoding of Convolutional codes, Maximum Likelihood Decoding of Convolutional codes: The Viterbi Algorithm, Examples.

**Course outcome (Course Skill Set)** 

At the end of the course, the student will be able to :

- 1. Apply the concept of signal conversion to vectors in communication transmission and receiption.
- 2. Perform the mathematical analysis of digital communication systems for different modulation techniques.
- 3. Apply the Source coding and Channel coding principles for the discrete memoryless channels.
- 4. Compute the codewords for the error correction and detection of a digital data using Linear Block Code, Cyclic Codes and Convolution Codes.
- 5. Design encoding and decoding circuits for Linear Block Code, Cyclic Codes and Convolution Codes.

#### Assessment Details (both CIE and SEE)

The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 40% of the maximum marks (20 marks out of 50) and for the SEE minimum passing mark is 35% of the maximum marks (18 out of 50 marks). The student is declared as a pass in the course if he/she secures a minimum of 40% (40 marks out of 100) in the sum total of the CIE (Continuous Internal Evaluation) and SEE (Semester End Examination) taken together.

#### **Continuous Internal Evaluation:**

- There are 25 marks for the CIE's Assignment component and 25 for the Internal Assessment Test component.
- Each test shall be conducted for 25 marks. The first test will be administered after 40-50% of the coverage of the syllabus, and the second test will be administered after 85-90% of the coverage of the syllabus. The average of the two tests shall be scaled down to 25 marks
- Any two assignment methods mentioned in the 220B4.2, if an assignment is project-based then only one assignment for the course shall be planned. The schedule for assignments shall be planned properly by the course teacher. The teacher should not conduct two assignments at the end of the semester if two assignments are planned. Each assignment shall be conducted for 25 marks. (If two assignments are conducted then the sum of the two assignments shall be scaled down to 25 marks)
- The final CIE marks of the course out of 50 will be the sum of the scale-down marks of tests and assignment/s marks.

Internal Assessment Test question paper is designed to attain the different levels of Bloom's taxonomy as per the outcome defined for the course.

#### Semester-End Examination:

Theory SEE will be conducted by University as per the scheduled timetable, with common question papers for the course (**duration 03 hours**).

- 1. The question paper will have ten questions. Each question is set for 20 marks.
- 2. There will be 2 questions from each module. Each of the two questions under a module (with a maximum of 3 sub-questions), **should have a mix of topics** under that module.
- 3. The students have to answer 5 full questions, selecting one full question from each module.
- 4. Marks scored shall be proportionally reduced to 50 marks.

#### Suggested Learning Resources:

#### **Text Book**

1. Simon Haykin, "Digital Communication Systems", John Wiley & sons, 2014, ISBN 978-81-265-4231-4.

#### **Reference Books**

- 1. B.P Lathi, Zhi Ding, "Modern Digital and Analog Communication Systems",4<sup>th</sup> Edition, Oxford University press, ISBN: 9780198073802, 2017
- K Sam Shanmugam, "Digital and analog communication systems", Wiley India Pvt. Ltd, 2017, ISBN:978-81-265-3680-1,.
- 3. K.N Hari Bhat, D. Ganesh Rao, "Information Theory and Coding", Cengage Learning India Pvt Ltd, 2017, ISBN: 93-866-5092-4,.

#### Web links and Video Lectures (e-Resources):

1. Principles of Communication Systems Part II, <u>https://onlinecourses.nptel.ac.in/noc19\_ee47/preview</u>

#### Activity Based Learning (Suggested Activities in Class)/ Practical Based learning

1. Experiential Learning by using free and open source software's SCILAB or OCTAVE or Python

Intelligent Sys Algorithms	stems and Machine Learning	Semester	5
Course Code	BEC515A	CIE Marks	50
Teaching Hours/Week (L: T:P: S)	3:0:0	SEE Marks	50
Total Hours of Pedagogy	40	Total Marks	100
Credits	03	Exam Hours	03
Examination type (SEE)	THEORY		

#### **Course objectives:**

This course will enable students to:

- Gain a historical perspective of AI and its foundations.
- Become familiar with basic principles of AI toward Problem-Solving
- Get to know approaches of inference, perception, knowledge representation, and learning
- Define Machine Learning and understand the basic theory underlying machine learning.
- Differentiate supervised, unsupervised, and reinforcement learning

#### **Teaching-Learning Process (General Instructions)**

These are sample Strategies teachers can use to accelerate the attainment of the various course outcomes.

- 1. Lecture method (L) does not mean only traditional lecture method; different teaching methods may be adopted to develop the outcomes.
- 2. Encourage collaborative (Group) Learning in the class.
- 3. Ask at least three HOTS (Higher Order Thinking) questions in the class, which promotes criticalthinking.
- 4. Adopt Problem-Based Learning (PBL), which fosters students' Analytical skills, and develops thinking skillssuch as evaluating, generalizing, and analyzing information rather than simply recalling it.
- 5. Topics will be introduced in a multiple representation.
- 6. Show the different ways to solve the same problem and encourage the students to come up withcreative ways to solve them.
- 7. Discuss how every concept can be applied to the real world and when that's possible, it helps improve the student's understanding.
- **8.** Adopt the Flipped class technique by sharing the materials/Sample Videos before the class and having discussions on the topic in the succeeding classes.

#### Module-1

Introduction: What is AI? Foundations and History of AI Intelligent Agents: Agents and environment, Concept of Rationality, The nature of environment, The structure of agents.

Text book 1: Chapter 1- 1.1, 1.2, 1.3 Chapter 2- 2.1, 2.2, 2.3, 2.4

Module-2

Problem-solving: Problem-solving agents, Example problems, Searching for Solutions Uninformed Search Strategies: Breadth First search, Depth First Search, Iterative deepening depth first search;

Text book 1: Chapter 3- 3.1, 3.2, 3.3, 3.4

Module-3

Informed Search Strategies: Heuristic functions, Greedy best first search, A\*search. Heuristic Functions Logical Agents: Knowledge–based agents, The Wumpus world, Logic, Propositional logic, Reasoning patterns in Propositional Logic

Text book 1: Chapter 3-3.5,3.6 Chapter 4 – 4.1, 4.2 Chapter 7-7.1, 7.2, 7.3, 7.4, 7.5

#### Module-4

Introduction: Machine learning Landscape: what is ML?, Why, Types of ML, main challenges of ML Concept learning and Learning Problems – Designing Learning systems, Perspectives and Issues – Concept Learning – Find S-Version Spaces and Candidate Elimination Algorithm – Remarks on VS- Inductive bias.

Text book 3: Chapter 1, Textbook 4: Chapter 1 and 2

Module-5

End-to-end Machine learning Project: Working with real data, Look at the big picture, Get the data, Discover and visualize the data, Prepare the data, select and train the model, Fine tune your model. Classification: MNIST, training a Binary classifier, performance measure, multiclass classification, error analysis, multi-label classification, multi-output classification

Textbook 4: Chapter 2, Chapter 3

#### Course outcome (Course Skill Set)

At the end of the course, the student will be able to:

- CO1. Apply knowledge of agent architecture, searching, and reasoning techniques for different Applications.
- CO 2. Compare various Searching and Inferencing Techniques.
- CO 3. Develop knowledge base sentences using propositional logic and first-order logic

CO 4. Understand the concept of Machine Learning and Concept Learning.

CO 5. Apply the concept of ML and various classification methods in a project

#### **Assessment Details (both CIE and SEE)**

The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 40% of the maximum marks (20 marks out of 50) and for the SEE minimum passing mark is 35% of the maximum marks (18 out of 50 marks). The student is declared as a pass in the course if he/she secures a minimum of 40% (40 marks out of 100) in the sum total of the CIE (Continuous Internal Evaluation) and SEE (Semester End Examination) taken together.

#### **Continuous Internal Evaluation:**

- There are 25 marks for the CIE's Assignment component and 25 for the Internal Assessment Test component.
- Each test shall be conducted for 25 marks. The first test will be administered after 40-50% of the coverage of the syllabus, and the second test will be administered after 85-90% of the coverage of the syllabus. The average of the two tests shall be scaled down to 25 marks
- Any two assignment methods mentioned in the 220B2.4, if an assignment is project-based then only one assignment for the course shall be planned. The schedule for assignments shall be planned properly by the course teacher. The teacher should not conduct two assignments at the end of the semester if two assignments are planned. Each assignment shall be conducted for 25 marks. (If two assignments are conducted then the sum of the two assignments shall be scaled down to 25 marks)
- The final CIE marks of the course out of 50 will be the sum of the scale-down marks of tests and assignment/s marks.

The Internal Assessment Test question paper is designed to attain the different levels of Bloom's taxonomy as per the outcome defined for the course.

#### Semester-End Examination:

Theory SEE will be conducted by the University as per the scheduled timetable, with common question papers for the course (**duration 03 hours**).

- 1. The question paper will have ten questions. Each question is set for 20 marks.
- 2. There will be 2 questions from each module. Each of the two questions under a module (with a maximum of 3 sub-questions), **should have a mix of topics** under that module.
- 3. The students have to answer 5 full questions, selecting one full question from each module.

Suggested Learning Resources:

#### **Text Book:**

- 1. Stuart J. Russell and Peter Norvig, Artificial Intelligence, 3rd Edition, Pearson, 2015
- 2. Elaine Rich, Kevin Knight, Artificial Intelligence, 3rd Edition, Tata McGraw Hill, 2013.
- 3. Tom M. Mitchell, Machine Learning, McGraw-Hill Education, 2013
- 4. Aurelien Geron, Hands-on Machine Learning with Scikit-Learn & Tensor Flow, O'Reilly,

Shroff Publishers and Distributors Pvt. Ltd 2019.

#### **Reference Books:**

- 1. George F Lugar, Artificial Intelligence Structure and strategies for complex, Pearson Education, 5th Edition, 2011
- 2. Nils J. Nilsson, Principles of Artificial Intelligence, Elsevier, 1980
- 3. Saroj Kaushik, Artificial Intelligence, Cengage learning, 2014.

- 4. Ethem Alpaydin, Introduction to Machine Learning, PHI Learning Pvt. Ltd, 2nd Ed., 2013
- 5. T. Hastie, R. Tibshirani, J. H. Friedman, The Elements of Statistical Learning, Springer, 1st edition, 2001
- 6. Machine Learning using Python, Manaranjan Pradhan, U Dinesh Kumar, Wiley, 2019
- 7. Machine Learning, Saikat Dutt, Subramanian Chandramouli, Amit Kumar Das, Pearson,2020

#### Web links and Video Lectures (e-Resources):

- NPTEL Video lectures: https://nptel.ac.in/courses/106105077
- NPTEL Video lectures: <u>https://nptel.ac.in/courses/106102220</u>
- https://archive.nptel.ac.in/courses/106/105/106105152
- https://archive.nptel.ac.in/courses/106/106/106106202
- https://nptel.ac.in/domains/discipline/106?course=106\_0

#### Activity-Based Learning (Suggested Activities in Class)/Practical-Based Learning

- Group Discussion/Quiz
- Mini projects.

Digital Switching and Finite Automata Theory			
Course Code	BEC515B	CIE Marks	50
Teaching Hours/Week (L:T:P:S)	3:0:0:0	SEE Marks	50
Total Hours of Pedagogy	42	Total Marks	100
Credits	3	Exam Hours	3

#### **Course objectives:**

- 1. To understand the basics of switching theory, including combinational logic design and testing.
- 2. To learn finite-state machine design and testing, essential for modeling computational processes.
- 3. To illustrate methods for logic synthesis and optimization, crucial for efficient digital system design.
- 4. To understand the modern topics such as CMOS gates, logic design for emerging nanotechnologies, digital system testing, and asynchronous circuit design
- 5. To assess the practical examples to reinforce the learning and application concepts

#### **Teaching-Learning Process (General Instructions)**

These are sample Strategies, which teachers can use to accelerate the attainment of the various course outcomes.

- 1. Lecture method (L) does not mean only the traditional lecture method, but a different type of teaching method may be adopted to develop the outcomes.
- 2. Show Video/animation films to explain the functioning of various techniques.
- **3.** Encourage collaborative (Group) Learning in the class.
- 4. Ask at least three HOTS (Higher-order Thinking) questions in the class, which promotes critical thinking.
- **5.** Adopt Problem Based Learning (PBL), which fosters students' Analytical skills, develop thinking skills such as the ability to evaluate, generalize, and analyze information rather than simply recall it.
- 6. Topics will be introduced in multiple representations.
- 7. Show the different ways to solve the same problem and encourage the students to come up with their own creative ways to solve them.
- **8.** Discuss how every concept can be applied to the real world and when that's possible, it helps improve the students' understanding.

#### Module-1

**Logic design:** Design with basic logic gates, Logic design with integrated circuits, NAND and NOR circuits, Design of high-speed adders, Metal-oxide semiconductor (MOS) transistors and gates(5.1 to 5.6 of Text1) **Threshold Logic:** Introductory Concepts: Threshold element, capabilities and limitations of threshold logic, Elementary Properties, Synthesis of Threshold networks: Unate functions, Identification and realization of threshold functions, The map as a tool in synthesizing threshold networks. (Sections 7.1, 7.2 of Text 1)

Teaching-Learning<br/>ProcessChalk and talk method, PowerPoint Presentation, YouTube videos,<br/>RBT Level: L1, L2, L3

	Module-2
Testing for Combina	ational circuits
Fault models, Structu	ral testing, IDDQ testing, Delay fault testing, Synthesis for testability, Testing
for nanotechnologies	(8.1 to 8.6 of Text1)
Teaching-Learning Process	Chalk and talk method, Power point presentation, YouTube videos, <b>RBT Level:</b> L1, L2, L3
	Module-3
Finite-state machin Sequential circuits – elements and their ex computing machine, I Capabilities, minimi The finite-state mode State equivalence and	es: Introduction to synchronous sequential circuits and iterative networks, introductory example, The finite-state model – basic definitions, Memory citation functions, Synthesis of synchronous sequential circuits, An example of a lterative networks (9.1 to 9.6 of Text1) zation, and transformation of sequential machines 1 – further definitions, Capabilities and limitations of finite-state machines machine minimization, Simplification of incompletely specified machines (10.1
to 10.4 Text1)	
Teaching-Learning Process	Level: L1, L2, L3
	Module-4
and autonomous cloc implication graph, Ar 12.1, 12.2, 12.3, 12.4, Teaching-Learning	<ul> <li>ks, Covers and generation of closed partitions by state splitting: Covers, The application of state splitting to parallel decomposition. (Section 11.1, 11.2, 11.3, 12.5, 12.6 of Text1)</li> <li>Chalkandtalkmethod, PowerPoint Presentation, YouTube videos,</li> </ul>
Process	<b>RBT Level:</b> L1, L2, L3
	Module-5
Memory, definitenes Memory span with re respect to input sequin formation-lossless responses to the sequin term of term	s, and information loss lessness of finite automata espect to input–output sequences (finite-memory machines), Memory span with uences (definite machines), Memory span with respect to output sequences, machines(14.1 to 14.4 of Text1)
Teaching-Learning Process	Chalk and talk method/Power point presentation, YouTube videos <b>RBT Level:</b> L1, L2, L3
Course outcomes (	Course Skill Set)
At the end of the c	ourse the student will be able to:
1. Make use of ma	apping tool to synthesize threshold logic
2. Analyze effects	of hazards and fault diagnosis in digital logical circuits
3. Examine the ca	pabilities of Finite State Machines by minimization Procedures
4. Model the struc	ctures of sequential machines
5. Develop the me	thods of state identification and fault detection
6. Design the faul	t detection algorithm

#### Assessment Details (both CIE and SEE)

The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 40% of the maximum marks (20 marks out of 50) and for the SEE minimum passing mark is 35% of the maximum marks (18 out of 50 marks). The student is declared as a pass in the course if he/she secures a minimum of 40% (40 marks out of 100) in the sum total of the CIE (Continuous Internal Evaluation) and SEE (Semester End Examination) taken together.

#### **Continuous Internal Evaluation:**

- There are 25 marks for the CIE's Assignment component and 25 for the Internal Assessment Test component.
- Each test shall be conducted for 25 marks. The first test will be administered after 40-50% of the coverage of the syllabus, and the second test will be administered after 85-90% of the coverage of the syllabus. The average of the two tests shall be scaled down to 25 marks
- Any two assignment methods mentioned in the 22OB4.2, if an assignment is project-based then only one assignment for the course shall be planned. The schedule for assignments shall be planned properly by the course teacher. The teacher should not conduct two assignments at the end of the semester if two assignments are planned. Each assignment shall be conducted for 25 marks. (If two assignments are conducted then the sum of the two assignments shall be scaled down to 25 marks)
- The final CIE marks of the course out of 50 will be the sum of the scale-down marks of tests and assignment/s marks.

Internal Assessment Test question paper is designed to attain the different levels of Bloom's taxonomy as per the outcome defined for the course.

#### Semester-End Examination:

Theory SEE will be conducted by University as per the scheduled timetable, with common question papers for the course (**duration 03 hours**).

- 1. The question paper will have ten questions. Each question is set for 20 marks.
- 2. There will be 2 questions from each module. Each of the two questions under a module (with a maximum of 3 sub-questions), **should have a mix of topics** under that module.
- 3. The students have to answer 5 full questions, selecting one full question from each module.
  - 1. Marks scored shall be proportionally reduced to 50 marks

#### **Suggested Learning Resources:**

#### **Text Books:**

1. Switching and Finite Automata Theory – Zvi Kohavi and Niraj K. Jha, Cambridge University press, 3rd edition, 2010.

#### **Reference Books:**

- 2. Introduction to switching theory and logic design Fredriac J. Hill, Gerald Peterson, 3<sup>rd</sup> edition,
- 3. Fault Tolerant and Fault Testable Hardware Design-Parag K Lala, Prentice Hall Inc. 1985.
- 4. Digital Circuits and Logic Design. -Charles Roth Jr, Larry L. Kinney, Cengage Learning, 2014, ISBN: 978-1-133-62847-7.

#### Web links and Video Lectures (e-Resources)

https://onlinecourses.nptel.ac.in/noc20\_cs67

https://onlinecourses.nptel.ac.in/noc24\_cs61

#### Annexure-II 1

Data Structures using C++		Semester	5
Course Code	BEC515C	CIE Marks	50
Teaching Hours/Week (L: T:P: S)	2:2:0:0	SEE Marks	50
Total Hours of Pedagogy	40	Total Marks	100
Credits	03	Exam Hours	03
Examination type (SEE)	Theory		

#### **Course objectives:**

- Learn the Basic Concepts of C++
- Describe the concepts of Pointers and Arrays
- Concepts of Data Structures
- Understanding of the implementation of a linked list and Algorithms

#### **Teaching-Learning Process (General Instructions)**

These are sample Strategies teachers can use to accelerate the attainment of the various course outcomes.

- 1. Online coding platforms can be used to execute programs
- 2. Mobile applications can be used to execute the codes.
- 3. Presentation of concepts

#### Module-1

#### **UNIT-I: Software Engineering Principles And C++ Classes**

Software Life Cycle, Software Development Phase, Classes. Page No. 1-7, 17-33 OOD: Inheritance, Polymorphism, Templates Page No. 60-78,84-112

#### **UNIT-II: Pointers & Array based Lists**

Pointer Data Type and Pointer Variables, Classes & Pointers, Inheritance Pointers &Virtual functions, Abstract Classes & Pure Virtual functions, Array Based Lists Page No. 131-183

#### Module-2

#### UNIT-III: Linked Lists & Stacks

Linked List, Linked List as an ADT, Unordered Linked List, ordered Linked List, Doubly Linked Lists

Page No. 265-320

Stack: Stacks, Implementation of Stacks as Arrays , Linked Implementation of Stacks Page No. 395-428

#### Module-3

#### **UNIT-IV: Queues and Algorithms**

Queue Operations, Implementation of Queues as Arrays, Linked Implementation of Queues, STL class queue, Priority Queues, Application of Queues: Simulation. Page No. 451-490

Search Algorithms, Hashing, Sorting Algorithms: Selection sort, Insertion sort, Shell Sort. Page No. 497-524,533-550

#### **Module-4**

#### **UNIT-V: Binary Trees and B-Trees**

Binary Trees, Binary Tree Traversal, Binary Search Trees, Binary Search Tree: Analysis, Nonrecursive Binary Tree Traversal Algorithms, Binary Tree Traversal and Functions as Parameters, AVL (Height-Balanced) Trees, B-Trees Page No. 599-675

#### Module-5

#### **UNIT-VI: Graphs**

Introduction, Graph Definitions and Notations, Graph Representation, Operations on Graphs, Graphs as ADTs, Graph Traversals, Shortest Path Algorithm, Minimum Spanning Tree, Topological Order, Euler Circuits Page No.685-721

#### Course outcome (Course Skill Set)

At the end of the course, the student will be able to :

- 1. Distinguish between procedures and object-oriented programming.
- 2. Apply advanced data structure strategies for exploring complex data structures.
- 3. Compare and contrast various data structures and design techniques in Performance.
- 4. Implement data structure algorithms through C++. Incorporate data structures into the applications such as binary search trees, AVL, and B Trees

5. Implement all data structures like stacks, queues, trees, lists, and graphs and compare their Performance and trade-offs.

#### Assessment Details (both CIE and SEE)

The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 40% of the maximum marks (20 marks out of 50) and for the SEE minimum passing mark is 35% of the maximum marks (18 out of 50 marks). The student is declared as a pass in the course if he/she secures a minimum of 40% (40 marks out of 100) in the sum total of the CIE (Continuous Internal Evaluation) and SEE (Semester End Examination) taken together.

#### **Continuous Internal Evaluation:**

- There are 25 marks for the CIE's Assignment component and 25 for the Internal Assessment Test component.
- Each test shall be conducted for 25 marks. The first test will be administered after 40-50% of the coverage of the syllabus, and the second test will be administered after 85-90% of the coverage of the syllabus. The average of the two tests shall be scaled down to 25 marks
- Any two assignment methods mentioned in the 22OB2.4, if an assignment is project-based then only one assignment for the course shall be planned. The schedule for assignments shall be planned properly by the course teacher. The teacher should not conduct two assignments at the end of the semester if two assignments are planned. Each assignment shall be conducted for 25 marks. (If two assignments are conducted then the sum of the two assignments shall be scaled down to 25 marks)
- The final CIE marks of the course out of 50 will be the sum of the scale-down marks of tests and assignment/s marks.

## Internal Assessment Test question paper is designed to attain the different levels of Bloom's taxonomy as per the outcome defined for the course.

#### Semester-End Examination:

Theory SEE will be conducted by the University as per the scheduled timetable, with common question papers for the course (**duration 03 hours**).

- 1. The question paper will have ten questions. Each question is set for 20 marks.
- 2. There will be 2 questions from each module. Each of the two questions under a module (with a maximum of 3 sub-questions), **should have a mix of topics** under that module.
- 3. The students have to answer 5 full questions, selecting one full question from each module.
- 4. Marks scored shall be proportionally reduced to 50 marks

#### Text Book:

1.D.S.Malik - Data Structures using C++2<sup>nd</sup> Edition.

#### **Reference Book**

1. Sartaj Sahni – Data Structures, Algorithms, and Applications in C++ 2<sup>nd</sup> Edition

Web links and Video Lectures (e-Resources):

- https://nptel.ac.in/courses/106106127
- https://nptel.ac.in/courses/106102064
- https://nptel.ac.in/courses/106106133

#### Activity Based Learning (Suggested Activities in Class)/ Practical Based learning

• Students Can use Mobile applications/Online compilers/Code blocks to execute the programs and check output for different cases.

Satellite and O	otical Communication	Semester	V
Course Code	BEC515D	CIE Marks	50
Teaching Hours/Week (L: T:P: S)	3:0:0:0	SEE Marks	50
Total Hours of Pedagogy	50	Total Marks	100
Credits	03	Exam Hours	
Examination type (SEE)	Theory/practical/Viva-Voce /Ter	m-work/Others	

#### **Course objectives:**

- Understand the basic principle of satellite orbits and trajectories.
- Study of electronic systems associated with a satellite and the earth station.
- Understand the various technologies associated with the communication satellite.
- Learn the basic principle of optical fiber communication with different modes of light propagation.
- Understand the transmission characteristics and losses, optical components and its applications in optical communication.

#### **Teaching-Learning Process (General Instructions)**

These are sample Strategies, which teachers can use to accelerate the attainment of the various course outcomes.

- **1.** Lecture method (L) does not mean only the traditional lecture method, but a different type of teaching method may be adopted to develop the outcomes.
- 2. Show Video/animation films to explain the functioning of various techniques.
- 3. Encourage collaborative (Group) Learning in the class.
- **4.** Ask at least three HOTS (Higher-order Thinking) questions in the class, which promotes critical thinking.
- **5.** Adopt Problem Based Learning (PBL), which fosters students' Analytical skills, develop thinking skills such as the ability to evaluate, generalize, and analyze information rather than simply recall it.
- 6. Topics will be introduced in multiple representations.
- 7. Show the different ways to solve the same problem and encourage the students to come up with their own creative ways to solve them.
- **8.** Discuss how every concept can be applied to the real world and when that's possible, it helps improve the students' understanding.

Module-1		
Satellite Orbits and Trajectories: Definition, Basic Principles, Orbital parameters,	Injection	
velocity and satellite trajectory, Types of Satellite orbits, Orbital perturbations, Satellite	lite	
stabilization, Orbital effects on satellite's performance, Eclipses, Look angles: Azimu	uth angle,	
Elevation angle. [Text 1: 2.1,2.2,2.3,2.4,2.5,3.3,3.4,3.5,3.6,3.7]	L1, L2	
Module-2		
Satellite subsystem: Power supply subsystem, Attitude and Orbit control, Tracking,	Telemetry	
and command subsystem, Payload.		
Earth Station: Types of earth station, Architecture, Design considerations, Testing, Earth		
station Hardware, Satellite tracking.		
[Text 1: 4.1,4.5,4.6,4.7,4.8, 8.1,8.2,8.3,8.4,8.5,8.6,8.7]	L1, L2	
Module-3		

L1, L2

**Communication Satellites:** Introduction, Related Applications, Frequency Bands, Payloads, Satellite Vs. Terrestrial Networks, Satellite Telephony, Satellite Television, Satellite radio, Regional satellite Systems, National Satellite Systems.

[Text 1: 9.1,9.2,9.3,9.4,9.5,9.6,9.7,9.8,9.10]

Module-4

**Optical Fiber Structures**: Optical Fiber Modes and Configurations, Mode theory for circular waveguides, Single mode fibers, Fiber materials. Attenuation and Dispersion: Attenuation, Absorption, Scattering Losses, Bending loss, Signal Dispersion: Modal delay, Group delay, Material dispersion. [Text 2 : 2.3[2.3.1 to 2.3.4], 2.4[2.4.1, 2.4.2], 2.5, 2.7], 3.1, 3.2 L1, L2, L3

Module-5

**Optical Sources and detectors**: Light Emitting Diode: LED Structures, Light source materials, Quantum efficiency and LED power, Laser Diodes: Modes and threshold conditions, Rate equations, External quantum efficiency, Resonant frequencies, Photodetectors: The pin Photodetector, Avalanche Photodiodes.

**WDM Concepts:** Overview of WDM, Isolators and Circulators, Fiber grating filters (No derivation), Dielectric thin-film filters, Diffraction Gratings.

[Text 2: 4.2, 4.3, 6.1, 10.1, 10.3, 10.4, 10.5, 10.7]

L1, L2

Course outcome (Course Skill Set)

At the end of the course, the student will be able to :

- 1. Describe the satellite orbits and its trajectories with the definitions of parameters associated with it.
- 2. Describe the Electronic hardware systems associated with the satellite subsystem and earth station.
- 3. Describe the communication satellite with the focus on national satellite system.
- 4. Classification and characterization of optical fibers with different modes of signal propagation.
- 5. Describe the constructional features and the characteristics of optical fiber and optical devices used for signal transmission and reception.

#### Assessment Details (both CIE and SEE)

The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 40% of the maximum marks (20 marks out of 50) and for the SEE minimum passing mark is 35% of the maximum marks (18 out of 50 marks). The student is declared as a pass in the course if he/she secures a minimum of 40% (40 marks out of 100) in the sum total of the CIE (Continuous Internal Evaluation) and SEE (Semester End Examination) taken together.

#### **Continuous Internal Evaluation:**

- There are 25 marks for the CIE's Assignment component and 25 for the Internal Assessment Test component.
- Each test shall be conducted for 25 marks. The first test will be administered after 40-50% of the coverage of the syllabus, and the second test will be administered after 85-90% of the coverage of the syllabus. The average of the two tests shall be scaled down to 25 marks
- Any two assignment methods mentioned in the 220B2.4, if an assignment is project-based then only one assignment for the course shall be planned. The schedule for assignments shall be planned properly by the course teacher. The teacher should not conduct two assignments at the end of the semester if two assignments are planned. Each assignment shall be conducted for 25 marks. (If two assignments are conducted then the sum of the two assignments shall be scaled down to 25 marks)
- The final CIE marks of the course out of 50 will be the sum of the scale-down marks of tests and assignment/s marks.

Internal Assessment Test question paper is designed to attain the different levels of Bloom's taxonomy as per the outcome defined for the course.

#### Semester-End Examination:

Theory SEE will be conducted by University as per the scheduled timetable, with common question papers for the course (**duration 03 hours**).

- 1. The question paper will have ten questions. Each question is set for 20 marks.
- 2. There will be 2 questions from each module. Each of the two questions under a module (with a maximum of 3 sub-questions), **should have a mix of topics** under that module.
- 3. The students have to answer 5 full questions, selecting one full question from each module.
- 4. Marks scored shall be proportionally reduced to 50 marks

#### Suggested Learning Resources:

#### **Text Book:**

- 1. Anil K. Maini, Varsha Agrawal, Satellite Communications, Wiley India Pvt. Ltd., 2015, ISBN: 978-81-265-2071-8.
- 2. Gerd Keiser, Optical Fiber Communication, 5th Edition, McGraw Hill Education (India) Private Limited, 2016. ISBN:1-25-900687-5.

#### **Reference Books :**

1. Dennis Roddy, Satellite Communications, 4th Edition, McGraw- Hill International edition, 2006

2. Timothy Pratt, Charles Bostian, Jeremy Allnutt, Satellite Communications, 2nd Edition, Wiley India Pvt. Ltd , 2017, ISBN: 978-81-265-0833-4

3. John M Senior, Optical Fiber Communications, Principles and Practice, 3rd Edition, Pearson Education, 2010, ISBN:978-81-317-3266-3

4. Theodore Rappaport, Wireless Communications: Principles and Practice, 2nd Edition,

Prentice Hall Communications Engineering and Emerging Technologies Series, 2002, ISBN 0-13-042232-0.

#### Web links and Video Lectures (e-Resources):

- https://nptel.ac.in/courses/117105131
- Basic Introduction To Satellite Communications | Satellite Communications YouTube
- How Satellite Works (Animation) YouTube
- Introduction video: Fiber Optic Communication Technology (youtube.com)
- <u>Introduction (youtube.com)</u> (Introduction to Fiber optics)

	Digital Com	munication Lab	Semester	5
Course	Code	BECL504	CIE Marks	50
Teachin	ng Hours/Week (L:T:P: S)	0:0:2:0	SEE Marks	50
Credits		01	Total SEE+CIE	100
			Exam Hours	2 Hours
Examin	ation type (SEE)	Pract	ical	
Course	objectives:			
Th	his laboratory course enables studen	ts to		
٠	Design of basic digital modulation	techniques using electronic hardware.		
•	Simulation of vector computation	is and derive the orthonormal basis set usi	ng Gram Schmidt procedur	e.
•	Simulate the digital transmission	and reception in AWGN channel		
٠	Simulate the digital modulations	using software and display the signals and	l its vector representations.	
٠	Implement the source coding algor	ithms using a suitable software platform.		
٠	Simulate the channel coding techni	iques and perform decoding for error deter	ction and correction.	
Sl.NO		Experiments		
		Hardware Experiments		
1	Generation and demodulation of	f the Amplitude Shift Keying signal.		
2	<sup>2</sup> Generation and demodulation of the Phase Shift Keying signal.			
3	Generation and demodulation of	f the Frequency Shift Keying signal.		
4	Generation of DPSK signal and d	etection of data using DPSK transmitter	r and receiver.	
Simulat	tion Experiments (Use MUKU:GO	D / MATLAB / Scilab /LabVIEW or an	y other suitable software)	
5	Gram-Schmidt Orthogonalization orthonormal vectors.	n: To find orthogonal basis vectors for t	he given set of vectors an	d plot the
6	Simulation of binary baseband s using matched filter receiver.	signals using a rectangular pulse and e	stimate the BER for AWG	N channel
7	<ul> <li>Perform the QPSK Modulation and demodulation. Display the signal and its constellation.</li> </ul>			
8	Generate 16-QAM Modulation and obtain the QAM constellation.			
9	Encoding and Decoding of Huffm	nan code.		
10	Encoding and Decoding of binar	y data using a Hamming code.		
11	For a given data, use CRC-CCITT b) With error	polynomial to obtain the CRC code. Ver	rify for the cases, a) Witho	ut error
12	Encoding and Decoding of Convo	olution code		
#### Course outcomes (Course Skill Set):

At the end of the course the student will be able to:

- 1. Design the basic digital modulation and demodulation circuits for different engineering applications.
- 2. Design of optimum communication receivers for AWGN channels.
- 3. Illustration of different digital modulations using the signals and its equivalent vector representations.
- 4. Implement the source coding and channel coding procedures using suitable software.

#### Assessment Details (both CIE and SEE)

The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 40% of the maximum marks (20 marks out of 50) and for the SEE minimum passing mark is 35% of the maximum marks (18 out of 50 marks). A student shall be deemed to have satisfied the academic requirements and earned the credits allotted to each subject/ course if the student secures a minimum of 40% (40 marks out of 100) in the sum total of the CIE (Continuous Internal Evaluation) and SEE (Semester End Examination) taken together.

#### **Continuous Internal Evaluation (CIE):**

CIE marks for the practical course are **50 Marks**.

The split-up of CIE marks for record/ journal and test are in the ratio **60:40**.

- Each experiment is to be evaluated for conduction with an observation sheet and record write-up. Rubrics for the evaluation of the journal/write-up for hardware/software experiments are designed by the faculty who is handling the laboratory session and are made known to students at the beginning of the practical session.
- Record should contain all the specified experiments in the syllabus and each experiment write-up will be evaluated for 10 marks.
- Total marks scored by the students are scaled down to **30 marks** (60% of maximum marks).
- Weightage to be given for neatness and submission of record/write-up on time.
- Department shall conduct a test of 100 marks after the completion of all the experiments listed in the syllabus.
- In a test, test write-up, conduction of experiment, acceptable result, and procedural knowledge will carry a weightage of 60% and the rest 40% for viva-voce.
- The suitable rubrics can be designed to evaluate each student's performance and learning ability.
- The marks scored shall be scaled down to **20 marks** (40% of the maximum marks).

The Sum of scaled-down marks scored in the report write-up/journal and marks of a test is the total CIE marks scored by the student.

#### Semester End Evaluation (SEE):

- SEE marks for the practical course are 50 Marks.
- SEE shall be conducted by the two examiners. One from the same institute as an internal examiner and another from a different institute as an external examiner, appointed by the university.
- The examination schedule and names of examiners are informed to the university before the conduction of the examination. These practical examinations are to be conducted between the schedule mentioned in the academic calendar of the University.
- All laboratory experiments are to be included for practical examination.
- (Rubrics) Breakup of marks and the instructions printed on the cover page of the answer script to be strictly adhered to by the examiners. **OR** based on the course requirement evaluation rubrics shall be decided jointly by examiners.
- Students can pick one question (experiment) from the questions lot prepared by the examiners jointly.

• Evaluation of test write-up/ conduction procedure and result/viva will be conducted jointly by examiners. General rubrics suggested for SEE are mentioned here, writeup-20%, Conduction procedure and result in -60%, Viva-voce 20% of maximum marks. SEE for practical shall be evaluated for 100 marks and scored marks shall

be scaled down to 50 marks (however, based on course type, rubrics shall be decided by the examiners) Change of experiment is allowed only once and 15% of Marks allotted to the procedure part are to be made zero.

The minimum duration of SEE is 02 hours

#### **Suggested Learning Resources:**

- 1. B. P Lathi, Zhi Ding, "Modern Digital and Analog Communication Systems" 4th Edition, Oxford University Press, 2017, ISBJ:978-0-19-947628-2
- 2. Herbert Taub, Donald L Schilling, Goutam Saha, "Principles of Communication Systems", Mc Graw Hill Education, 2013, ISBN: 978-1-25-902985-1.

## VISVESVARAYA TECHNOLOGICAL UNIVERSITY, BELAGAVI B.E. in Electronics and Communication Engineering

# Scheme of Teaching and Examinations2022

## Outcome Based Education (OBE) and Choice Based Credit System (CBCS)

(Effective from the academic year 2023-24)

**VI SEMESTER (SCHEME-A) Teaching Hours /Week** Examination Teaching Department (TD) and Question Paper Setting Board (PSB) Practical/ Drawing Theory Lecture Tutorial Duration in hours Total Marks Marks Credits SEE Marks SI. Course and SDA **Course Title Course Code** No Ш L Т Ρ s 3 1 IPCC BEC601 Embedded System Design 0 2 03 50 50 100 4 2 **BEC602 VLSI Design and Testing** 4 0 0 03 50 50 100 4 PCC 50 3 PEC BEC613x Professional Elective Course 3 0 0 03 50 100 3 4 50 OEC BXX654x **Open Elective Course** 3 0 0 03 50 100 3 5 BXX685 0 0 4 03 100 100 2 PROJ Project Phase I --6 03 BXXL606 0 0 2 50 50 100 1 PCCL VLSI Design and Testing Lab 7 If the course is a Theory 1 0 0 Ability Enhancement Course/Skill AEC/SDC BXX657x 01 50 50 100 1 Development Course V If course is a practical 0 0 2 NSS coordinator BNSK658 National Service Scheme (NSS) Physical Physical Education (PE) (Sports and BPEK658 0 0 PP 8 MC Education 2 100 100 ---Athletics) Director Yoga Teacher BYOK658 Yoga 9 MC BIKS609 Indian Knowledge System 1 0 0 100 0 100 PP Total 500 300 800 18 **Professional Elective Course** BEC613A BEC613C **Digital Image Processing Multimedia Communication** BEC613B BEC613D FPGA Based System design Using Verilog **Data Security Open Elective Course** BEC654A Digital System Design using Verilog BEC654C Electronics Communication System

BEC654B	Consumer Electronics	BEC654D	Basic VLSI Design
	Ability Enhancement Course / Skill Enhancement Course-V		
BECL657A(L:T:P)	FPGA system design Lab using Verilog	BECL657C(L:T:P)	IoT Laboratory
BECL657B(L:T:P)	System Modeling using Simulink	BECL657D(L:T:P)	Pythan Programing for Machine Learning Applications
PCC: Professio	nal Core Course, PCCL: Professional Core Course laborator	ry, <b>UHV</b> : Univers	al Human Value Course, <b>MC</b> : Mandatory Course (Non-
credit), <b>AEC</b> : A	bility Enhancement Course, SEC: Skill Enhancement Course	e, <b>L:</b> Lecture, <b>T</b> : 1	Tutorial, <b>P</b> : Practical <b>S= SDA</b> : Skill Development Activity,
CIE: Continuo	us Internal Evaluation, $\textbf{SEE}:$ Semester End Evaluation. $\textbf{K}$ :	The letter in the	e course code indicates common to al the stream of
engineering.	<b>PROJ</b> : Project /Mini Project. <b>PEC</b> : Professional Elective Cours	se. <b>PROJ</b> : Project	Phase -I, OEC: Open Elective Course
Professional C	core Course (IPCC): Refers to Professional Core Course Theo	ory Integrated wi	th practicals of the same course. Credit for IPCC can be
04 and its Tea	ching–Learning hours (L : T : P) can be considered as $(3:0)$	: 2) or (2 : 2 : 2).	The theory part of the IPCC shall be evaluated both by
CIE and SEE. T	he practical part shall be evaluated by only CIE (no SEE).	However, questi	ons from the practical part of IPCC shall be included in
the SEE questi	on paper. For more details, the regulation governing the De	egree of Bachelo	r of Engineering /Technology (B.E./B.Tech.) 2022-23
National Ser	vice Scheme /Physical Education/Yoga: All student	s have to regi	ster for any one of the courses namely National
Service Schei	me (NSS), Physical Education (PE)(Sports and Athletics	s), and Yoga(Y	OG) with the concerned coordinator of the course
during the fir	st week of III/IV/V/VI semesters. Colleges are required	l to submit the	Continuous Internal Evaluation (CIE) marks for the
activities cor	npleted by students under selected course each sen	nester. The st	udents should be allowed to engage in different
activities/cou	irses each semester. For example, a student who part	icipates in spo	rts in the 3rd semester could choose to undertake
NSS in the r	next semester and Yoga in another semester. This a	approach align	s with the student-centric focus of the National
Education Po	Education Policy (NEP) 2022 and helps distribute the workload related Physical Education/NSS/Yoga of more evenly across different		
departments	departments. Activities shall be carried out between III semester to the VI semester (for 4 semesters). Successful completion of the		
registered co	registered course and requisite CIE score is mandatory for the award of the degree. The events shall be appropriately scheduled by		
the colleges a	the colleges and the same shall be reflected in the calendar prepared for the NSS, PE, and Yoga activities. These courses shall not be		
considered for	or vertical progression as well as for the calculation of	f SGPA and CGI	PA, but completion of the course is mandatory for
the award of	the award of degree.		
Professional I	Elective Courses (PEC): A professional elective (PEC) co	urse is intended	to enhance the depth and breadth of educational

**Professional Elective Courses (PEC):** A professional elective (PEC) course is intended to enhance the depth and breadth of educational experience in the Engineering and Technology curriculum. Multidisciplinary courses that are added supplement the latest trend and advanced technology in the selected stream of engineering. Each group will provide an option to select one course. The minimum number of students' strengths for offering professional electives is 10. However, this conditional shall not be applicable to cases where the admission to the program is less than 10.

**Open Elective Courses:** Students belonging to a particular stream of Engineering and Technology are not entitled to the open electives offered by their parent

Department. However, they can opt for an elective offered by other Departments, provided they satisfy the prerequisite condition if any. Registration to open electives shall be documented under the guidance of the Program Coordinator/ Advisor/Mentor. The minimum number of students' strength for offering Open Elective Course is 10. However, this condition shall not be applicable to class where the admission to the program is less than 10.

**Project Phase-I**: Students have to discuss with the mentor /guide and with their helphe/she has to complete the literature survey and prepare the report and finally define the problem statement for the project work.

	Embedded System Design	Semester	06
Course Code	BEC601	CIE Marks	50
Teaching Hours/Week (L:T:P: S)	3:0:2:0	SEE Marks	50
Total Hours of Pedagogy	40 hours Theory + 8-10 Lab slots	Total Marks	100
Credits	04	Exam Hours	
Examination nature (SEE)	Theory		

#### **Course objectives:**

- Identify various components, their purpose, and their application to the embedded system's applicability.
- Program various embedded components using the embedded C program.
- Understand the embedded system's real-time operating system and its application in IoT
- Understand the fundamentals of ARM-based systems, including architecture and its units like registers , debug interface, stack, MPU, Interrupts etc
- Use the various instructions to program the ARM controller.

#### **Teaching-Learning Process (General Instructions)**

These are sample Strategies; that teachers can use to accelerate the attainment of the various course outcomes.

- 1. In addition to the traditional lecture method, different types of innovative teaching methods may be adopted so that the delivered lessons shall develop students' theoretical and applied Mathematical skills.
- 2. Provide real-life examples.
- 3. Support and guide the students for self-study.
- 4. You will assign homework, grading assignments and quizzes, and documenting students' progress.
- 5. Encourage the students to group learning to improve their creative and analytical skills.
- 6. Show short related video lectures in the following ways:
  - As an introduction to new topics (pre-lecture activity).
  - As a revision of topics (post-lecture activity).
  - As additional examples (post-lecture activity).
  - As an additional material of challenging topics (pre-and post-lecture activity).
  - As a model solution of some exercises (post-lecture activity).

#### **MODULE-1**

**Introduction to Embedded System:** What is an Embedded Systems? Embedded systems Vs General computing systems, History of Embedded Systems, Classification of Embedded systems, Major Application Areas of Embedded Systems. Purpose of Embedded Systems, The Typical Embedded System, Microprocessor Vs Microcontroller, Differences between RISC and CISC, Harvard V/s Von-Neumann Processor/Controller Architecture, Big-endian V/s Little-endian processors, Memory (ROM and RAM types), Sensors & Actuators, The I/O Subsystem – I/O Devices, Light Emitting Diode (LED), 7-Segment LED Display, Optocoupler, Relay, Piezo buzzer, Push button switch, Communication Interfaces, On-board Communication Interface, External Communication Interface, Embedded Firmware, Other System Components

# (Text 1: All the Topics from Ch-1 and Ch-2.)

## MODULE-2

**Embedded System Design Concepts:** Characteristics and Quality Attributes of Embedded Systems, Operational and non-operational quality attributes, Embedded Systems-Application and Domain specific, Hardware Software Co-Design and Program Modeling (excluding UML), Embedded firmware design and development (excluding C language).

Text 1: Ch-3, Ch-4 (4.1, 4.2.1 and 4.2.2 only), Ch-7 (Sections 7.1, 7.2 only), Ch-9 (Sections 9.1, 9.2, 9.3.1, 9.3.2 only)

#### MODULE-3

**RTOS and IDE for Embedded System Design:** Operating System basics, Types of operating systems, Task, process and threads (Only POSIX Threads with an example program), Thread preemption, Preemptive Task scheduling techniques, Task Communication, Task synchronization issues – Racing and Deadlock. How to choose an RTOS, Integration and testing of Embedded hardware and firmware, Embedded system Development Environment – Block diagram (excluding Keil).

(Text 1: Ch-10 (Sections 10.1, 10.2, 10.3, 10.5.2, 10.7, 10.8.1.1, 10.8.1.2 only), Ch-12, Ch-13 (a block diagram before 13.1, only).

# MODULE-4

## ARM Embedded Systems:

Introduction, RISC design philosophy, ARM design philosophy, Embedded system hardware – AMBA bus protocol, ARM bus technology, Memory, Peripherals, Embedded system software – Initialization (BOOT) code, Operating System, Applications.

ARM Processor Fundamentals, ARM core dataflow model, registers, current program status register, Pipeline, Exceptions, Interrupts and Vector Table, Core extensions.

Text 2: Chapter 1, 2

#### **MODULE-5**

**Introduction to the ARM Instruction set:** Introduction, Data processing instructions, Load – Store instruction, Software interrupt instructions, Program status register instructions, Loading constants, ARMv5E extensions, Conditional Execution.

Text 2: Chapter 3

#### PRACTICAL COMPONENT OF IPCC

Conduct the following experiments on an ARM CORTEX M3 evaluation board to learn Assembly Language Program and using evaluation version of Embedded 'C' & Keil uVision-4 tool/compiler.

SI.NO	Experiments
1	Write a program to find the sum of the first 10 integer numbers.
2	Write an Assembly Language Program (ALP) to i) Multiply two 16-bit numbers. ii) Add two
	32-bit numbers.
3	Write a program to find the factorial of a number.
4	Write a program to add an array of 16 bit numbers and store the 32 bit result in internal RAM.
5	Write a program to find the square of a number (1 to 10) using a look-up table.
6	Write a program to find the largest or smallest number in an array of 32 numbers.
7	Write a program to arrange a series of 32 bit numbers in ascending/descending order.
8	Write a program to count the number of ones and zeros in two consecutive memory locations.
9	Interface a Stepper motor and rotate it in clockwise and anti-clockwise direction.
10	Interface a DAC and generate Triangular and Square waveforms.
11	Display the Hex digits 0 to F on a 7-segment LED interface, with a suitable delay in between.
12	Interface a simple Switch and display its status through Relay, Buzzer and LED

#### Course outcomes (Course Skill Set):

At the end of the course, the student will be able to:

- Describe the architectural features and instructions of 32-bit microcontroller ARM Cortex M3.
- Apply the knowledge gained for Programming ARM Cortex M3 for different applications.
- Understand the basic hardware components and their selection method based on the characteristics and attributes of an embedded system.
- Understand the hardware software co-design and firmware design approaches.
- Explain the need of real time operating system for embedded system applications.

## Assessment Details (both CIE and SEE)

The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 40% of the maximum marks (20 marks out of 50) and for the SEE minimum passing mark is 35% of the maximum marks (18 out of 50 marks). A student shall be deemed to have satisfied the academic requirements and earned the credits allotted to each subject/ course if the student secures a minimum of 40% (40 marks out of 100) in the sum total of the CIE (Continuous Internal Evaluation) and SEE (Semester End Examination) taken together.

## CIE for the theory component of the IPCC (maximum marks 50)

- IPCC means practical portion integrated with the theory of the course.
- CIE marks for the theory component are **25 marks** and that for the practical component is **25 marks**.
- 25 marks for the theory component are split into **15 marks** for two Internal Assessment Tests (Two Tests, each of 15 Marks with 01-hour duration, are to be conducted) and **10 marks** for other assessment methods mentioned in 220B4.2. The first test at the end of 40-50% coverage of the syllabus and the second test after covering 85-90% of the syllabus.
- Scaled-down marks of the sum of two tests and other assessment methods will be CIE marks for the theory component of IPCC (that is for **25 marks)**.
- The student has to secure 40% of 25 marks to qualify in the CIE of the theory component of IPCC.

## CIE for the practical component of the IPCC

- **15 marks** for the conduction of the experiment and preparation of laboratory record, and **10 marks** for the test to be conducted after the completion of all the laboratory sessions.
- On completion of every experiment/program in the laboratory, the students shall be evaluated including viva-voce and marks shall be awarded on the same day.
- The CIE marks awarded in the case of the Practical component shall be based on the continuous evaluation of the laboratory report. Each experiment report can be evaluated for 10 marks. Marks of all experiments' write-ups are added and scaled down to **15 marks**.
- The laboratory test (duration 02/03 hours) after completion of all the experiments shall be conducted for 50 marks and scaled down to 10 marks.
- Scaled-down marks of write-up evaluations and tests added will be CIE marks for the laboratory component of IPCC for **25 marks**.
- The student has to secure 40% of 25 marks to qualify in the CIE of the practical component of the IPCC. **SEE for IPCC**

Theory SEE will be conducted by University as per the scheduled timetable, with common question papers for the course (**duration 03 hours**)

- 1. The question paper will have ten questions. Each question is set for 20 marks.
- 2. There will be 2 questions from each module. Each of the two questions under a module (with a maximum of 3 sub-questions), **should have a mix of topics** under that module.
- 3. The students have to answer 5 full questions, selecting one full question from each module.

4. Marks scored by the student shall be proportionally scaled down to 50 Marks

The theory portion of the IPCC shall be for both CIE and SEE, whereas the practical portion will have a CIE component only. Questions mentioned in the SEE paper may include questions from the practical component.

Suggested Learning Resources:

Text Books

- 1. Shibu K V, "Introduction to Embedded Systems", Tata McGraw Hill Education
- 2. Andrew N Sloss, Dominic System and Chris Wright, "ARM System Developers Guide", Elsevier, Morgan Kaufman publisher, 1st Edition, 2008.

**Reference Book** 

1. Raj Kamal, "Embedded Systems: Architecture and Programming", Tata McGraw Hill, 2008.

Web links and Video Lectures (e-Resources):

- 1. https://archive.nptel.ac.in/courses/106/105/106105193/
- 2. https://developer.arm.com/documentation/dui0068/b/ARM-Instruction-Reference
- 3. https://www.udemy.com/course/introduction-to-arm-cortex-m3-and-m4-processors/
- 4. www.Nuvoton .com/websites on Advanced ARM Cortex Processors
- 5. https://alison.com/tag/embedded-systems

Activity Based Learning (Suggested Activities in Class)/ Practical Based learning Programming Assignments / Mini Projects can be given to improve programming skills

	VLSI Design and Testing	Semester	5
Course Code	BEC602	CIE Marks	50
Teaching Hours/Week (L:T:P: S)	4:0:0:0	SEE Marks	50
Total Hours of Pedagogy	50 Hours	Total Marks	100
Credits	04	Exam Hours	3 Hours
Examination nature (SEE) Theory		•	

#### **Course objectives:**

1. This course deals with analysis and design of digital CMOS integrated circuits.

**2.** The course emphasizes on basic theory of digital circuits, design principles and techniques for digital design blocks implemented in CMOS technology.

3. This course will also cover switching characteristics of digital circuits along with delay and power estimation.

4. Understanding the CMOS sequential circuits and memory design concepts.

5.Explore the knowledge of VLSI Design flow and Testing

#### **Teaching-Learning Process (General Instructions)**

These are sample Strategies; that teachers can use to accelerate the attainment of the various course outcomes.

1. Lecture method (L) does not mean only traditional lecture method, but different type of teaching methods may be adopted to develop the outcomes.

2. Show Video/animation films to explain the different concepts of Digital Signal Processing

3. Encourage collaborative (Group) Learning in the class

4. Ask at least three HOTS (Higher order Thinking) questions in the class, which promotes critical thinking

5. Adopt Problem Based Learning (PBL), which fosters students' Analytical skills, develop thinking skills such as the ability to evaluate, generalize, and analyse information rather than simply recall it.

6. Topics will be introduced in a multiple representation.

7. Show the different ways to solve the same problem and encourage the students to come up with their own creative ways to solve them.

8. Discuss how every concept can be applied to the real world - and when that's possible, it helps improve the students' understanding.

9. Adopt Flipped class technique by sharing the materials / Sample Videos prior to the class and have discussions on the that topic in the succeeding classes.

#### **MODULE-1**

**Introduction to CMOS Circuits:** Introduction, MOS Transistors, MOS Transistor switches, CMOS Logic, Alternate Circuit representation, CMOS-nMOS comparison.

[Text 1: 1.1,1.2,1.3,1.4,1.5.1.6.]

Teaching-Learning Process: Chalk and talk method, YouTube videos, Power point presentation RBT Level: L1, L2

**MODULE-2** 

**MOS Transistor Theory:** n-MOS enhancement transistor, p-MOS transistor, Threshold Voltage, Threshold voltage adjustment, Body effect, MOS device design equations, V-I characteristics, CMOS inverter DC characteristics, Influence of  $\beta n / \beta p$  ratio on transfer characteristics, Noise margin, Alternate CMOS inverters. Transmission gate DC characteristics. Latch-up in CMOS. [Text 1: 2.1,2.2,2.3,2.4,2.5.2.6.] **Teaching-Learning Process:** 

# Chalk and talk method/Power point presentation RBT Level: L1, L2, L3.

## MODULE-3

**CMOS Process Technology:** Silicon Semiconductor Technology, CMOS Technologies, Layout Design Rules. [Text 1: 3.1,3.2,3.3.]

**Circuit Characterization and Performance Estimation:** Introduction, Resistance Estimation, Capacitance Estimation, Switching Characteristics, CMOS gate transistor sizing, Determination of conductor size, Power consumption, Charge sharing, Scaling of MOS transistor sizing, Yield. [Text 1: 4.1,4.2,4.3,4.4,4.5.4.6.4.7,4.8,4.9,4.10]

## **Teaching-Learning Process:**

Chalk and talk method/Power point presentation, YouTube Videos RBT Level: L1, L2, L3.

**MODULE-4** 

**CMOS Circuit and Logic Design:** Introduction, CMOS Logic structures, CMOS Complementary logic, Pseudo n-MOS logic, Dynamic CMOS logic, Clocked CMOS Logic, Cascade Voltage Switch logic, Pass transistor Logic, Electrical and Physical design of Logic gates, The inverter, NAND and NOR gates, Body effect, Physical Layout of Logic gates, Input output Pads.

[Text 1: 5.1,5.2,5.2.1, , 5.2.2, 5.2.3, 5.2.4, 5.2.6, 5.2.8, 5.3,5.3.1,5.3.2, 5.3.4, 5.3.8,5.5]

## **Teaching-Learning Process:**

Chalk and talk method, YouTube videos, Power point presentation RBT Level: L1, L2, L3.

**MODULE-5** 

**Sequential MOS Logic Circuits:** Introduction, Behaviour of Bistable Elements (Excluding Mathematical analysis) SR Latch Circuit, Clocked Latch and Flip-Flop Circuits, Clocked SR Latch, Clocked JK Latch.

[Text2: 8.1, 8.2, 8.3, 8.4]

**Structured Design and Testing:** Introduction, Design Styles, Testing [Text1: 6.1, 6.2. 6.5]

## **Teaching-Learning Process:**

Chalk and talk method/Power point presentation RBT Level: L1, L2, L3

## **Text Books:**

- 1. Principals of CMOS VLSI Design A System approach Neil H E Weste and Kamran Eshraghain . Addition Wisley Publishing company.
- 2. "CMOS Digital Integrated Circuits: Analysis and Design", Sung Mo Kang & Yosuf Leblebici, Third Edition, Tata McGraw-Hill.

## **Reference Books:**

- 1. "CMOS VLSI Design- A Circuits and Systems Perspective", Neil H E Weste, and David Money Harris 4th Edition, Pearson Education.
- 2. "Basic VLSI Design", Douglas A Pucknell, Kamran Eshraghian, 3rd Edition, Prentice Hall of India publication, 2005.

#### @11112024

CO1	Apply the fundamentals of semiconductor physics in MOS transistors and analyze the
	geometrical effects of MOS transistors
CO2	Design and realize combinational, sequential digital circuits and memory cells in CMOS
	logic.
<b>CO3</b>	Analyze the synchronous timing metrics for sequential designs and structured design basics.
<b>CO4</b>	Understand designing digital blocks with design constraints such as propagation delay
	and dynamic power dissipation.
C05	Understand the concepts of Sequential circuits design and VLSI testing

`

`

Multimed	Multimedia Communication Semester			
Course Code	BCE613A	CIE Marks	50	
Teaching Hours/Week (L:T:P: S)	3:0:0	SEE Marks	50	
Total Hours of Pedagogy	40	Total Marks	100	
Credits	03	Exam Hours		
Examination type (SEE)	Theory			
<ul> <li>Course objectives:</li> <li>Gain fundamental knowledge in understanding the basics of different multimedia Networks and applications.</li> <li>Understand digitization principle techniques required to analyze different media Types.</li> <li>Analyze compression techniques required to compress text and image and gain Knowledge of DMS.</li> <li>Analyze compression techniques required to compress audio and video.</li> <li>Gain fundamental knowledge about multimedia communication across different Networks.</li> </ul>				
<ul> <li>Teaching-Learning Process (General Instructions)</li> <li>These are sample Strategies, which teachers can use to accelerate the attainment of the various course outcomes.</li> <li>1. Lecture method (L) does not mean only the traditional lecture method, but a different type of teaching method may be adopted to develop the outcomes.</li> <li>2. Show Video/animation films to explain the functioning of various techniques.</li> <li>3. Encourage collaborative (Group) Learning in the class.</li> <li>4. Ask at least three HOTS(Higher-order Thinking)questions in the class, which promotes critical thinking</li> <li>5. Topics will be introduced in multiple representations.</li> <li>6. Discuss how every concept can be applied to the real world-and when that's possible, it helps improve the students' understanding.</li> </ul>				
	Module-1			
<b>Multimedia Communications:</b> networks, multimedia applicatio (Chapter 1 of Text1)	<b>Multimedia Communications: Introduction</b> , Multimedia information representation, Multimedia networks, multimedia applications, Application and networking terminology. (Chapter 1 of Text1)			
	Module-2			
Information Representation: Intro 2 of Text 1	Information Representation: Introduction, Digitization principles, Text, Images, Audio and Video. (Chapter 2 of Text 1			
Module-3				
<b>Text and Image Compression</b> : Intr (Chapter 3 of Text 1)	<b>Text and Image Compression</b> : Introduction, Compression principles, text compression, image Compression. (Chapter 3 of Text 1)			
Module-4				
Audio and video compression: In principles, video compression. (Chap	Audio and video compression: Introduction, Audio compression, video compression, video compression principles, video compression. (Chapter 4 of Text 1)			
	Module-5			
Multimedia Information Network to8.6of Text 1).	Multimedia Information Networks: Introduction, LANs, Ethernet, Token ring, Bridges, FDDI (Chapter 8.1 to8.6of Text 1).			

#### Course outcome (Course Skill Set)

At the end of the course, the student will be able to :

- 1. Understand the basics of multimedia Communication and applications
- 2. Analyze media types to represent them in digital form.
- 3. Apply the compression techniques on text, images, audio and video.
- 4. Understand multimedia information networks.

## Assessment Details (both CIE and SEE)

The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 40% of the maximum marks (20 marks out of 50) and for the SEE minimum passing mark is 35% of the maximum marks (18 out of 50 marks). A student shall be deemed to have satisfied the academic requirements and earned the credits allotted to each subject/ course if the student secures a minimum of 40% (40 marks out of 100) in the sum total of the CIE (Continuous Internal Evaluation) and SEE (Semester End Examination) taken together.

#### **Continuous Internal Evaluation:**

- For the Assignment component of the CIE, there are 25 marks and for the Internal Assessment Test component, there are 25 marks.
- The first test will be administered after 40-50% of the syllabus has been covered, and the second test will be administered after 85-90% of the syllabus has been covered
- Any two assignment methods mentioned in the 22OB2.4, if an assignment is project-based then only one assignment for the course shall be planned. The teacher should not conduct two assignments at the end of the semester if two assignments are planned.
- For the course, CIE marks will be based on a scaled-down sum of two tests and other methods of assessment.

# Internal Assessment Test question paper is designed to attain the different levels of Bloom's taxonomy as per the outcome defined for the course.

#### **Semester-End Examination:**

Theory SEE will be conducted by University as per the scheduled timetable, with common question papers for the course (**duration 03 hours**).

- 1. The question paper will have ten questions. Each question is set for 20 marks.
- 2. There will be 2 questions from each module. Each of the two questions under a module (with a maximum of 3 sub-questions), **should have a mix of topics** under that module.
- 3. The students have to answer 5 full questions, selecting one full question from each module.
- 4. Marks scored shall be proportionally reduced to 50 marks

#### Suggested Learning Resources:

#### Textbooks:

Multimedia Communications - Fred Halsall, Pearson Education, 2001, ISBN-978813170994

#### **ReferenceBooks:**

- 1. Multimedia: Computing, Communications and Applications- Raif Steinmetz, Klara Nahrstedt, Pearson Education, 2002, ISBN-978817758
- 2. FundamentalsofMultimedia-Ze-NianLi,MarkSDrew,andJiangchuanLiu.

## Web links and Video Lectures (e-Resources):

• Implementation of compression algorithms using MATLAB/any open source tools (Python, Scilab, etc.)

Activity Based Learning (Suggested Activities in Class)/ Practical Based learning

- <u>https://www.slideshare.net</u> NPTEL Video Lectures
- https://archive.nptel.ac.in/courses/117/105/117105083/
- Multimedia Computing lecture: Communications & Networking –You Tube

B. E. (EC / TC) Choice Based Credit System (CBCS) and Outcome Based Education (OBE) SEMESTER – VI			
Data Security			
Course Code	BEC613B	CIE Marks	50
Teaching Hours/Week (L:T:P: S)	3:0:0:0	SEE Marks	50
Total Hours of Pedagogy40 hours TheoryTotal Marks100			
CREDITS - 03			

#### **Course objectives:**

This course will enable students to:

- Preparation: To prepare students with fundamental knowledge/ overview in the field of Information Security with knowledge of mathematical concepts required for cryptography.
- Core Competence: To equip students with a basic foundation of Cryptography by delivering the basics of symmetric key and public key cryptography, authentication functions like HASH codes, MACs, digital signatures, as well as key distribution

#### **Teaching-Learning Process (General Instructions)**

These are sample Strategies; that teachers can use to accelerate the attainment of the various course outcomes.

- 1. Lecture method (L) does not mean only traditional lecture method, but different type of teaching methods may be adopted to develop the outcomes.
- 2. Show Video/animation films to explain the different concepts of Digital Signal Processing
- 3. Encourage collaborative (Group) Learning in the class
- 4. Ask at least three HOTS (Higher order Thinking) questions in the class, which promotes critical thinking
- 5. Adopt Problem Based Learning (PBL), which fosters students' Analytical skills, develop thinking skills such as the ability to evaluate, generalize, and analyze information rather than simply recall it.
- 6. Topics will be introduced in a multiple representation.
- 7. Show the different ways to solve the same problem and encourage the students to come up with their own creative ways to solve them.
- 8. Discuss how every concept can be applied to the real world and when that's possible, it helps to improve the students' understanding.
- 9. Adopt Flipped class technique by sharing the materials / Sample Videos prior to the class and have discussions on the that topic in the succeeding classes.
- 10. Give Programming Assignments.

MODULE-1	
cipher) (Text 1: Chapter 1: Section 1, 2)	L3
Block Ciphers: Traditional Block Cipher structure, (Text 1: Chapter 2: Section1) The AES Cipher. (Text	
1: Chapter 4: Section 2,4) Block Cipher Modes of Operation (Text 1: Chapter 5: Section 2, 3, 4, 5, 6)	
MODULE-2	
Basic Concepts of Number Theory and Finite Fields: Divisibility and The Division Algorithm	L1, L2,
Euclidean algorithm, Modular arithmetic, Groups, Rings and Fields, Finite fields of the form GF(p),	L3
Polynomial Arithmetic, Fields of the Form GF(2 <sup>m</sup> ) (Text 1: Chapter 3)	
MODULE-3	

More on Number Theory: Prime Numbers, Fermat's and Euler's theorem, discrete logarithm. (Text 1:	L1, L2,
Chapter 7: Section 1, 2, 5)	L3
ASYMMETRIC CIPHERS: Principles of Public-Key Cryptosystems, The RSA algorithm (Text 1: Chapter 8:	
Section 1, 2), Diffie – Hellman Key Exchange, Elliptic Curve Arithmetic over Z <sub>p</sub> , Elliptic Curve	
Cryptography (Text 1: Chapter 9: Section 1, 3, 4)	
MODULE-4	
Cryptographic Hash Functions: Application of Hash Functions, Two Simple Hash Functions,	L1, L2,
Requirements and Security, Hash function based on Cipher Block Chaining, SHA-512 (Only structural	L3
description). (Text 1: Chapter 10: Section 1, 2, 3, 4, 5)	
Message Authentication Codes: Message Authentication Functions, Security of MACs, MACs based on	
Hash Functions. (Text 1: Chapter 11: Section 2, 4, 5)	
MODULE-5	
Digital Signatures: Digital Signatures, NIST Digital Signature Algorithm, Elliptic Curve Digital Signature	L1, L2,
Algorithm. (Text 1: Chapter 12: Section 1, 4, 5)	L3
Key Management and Distribution: Symmetric Key Distribution Using Symmetric Encryption,	
Symmetric Key Distribution Using Asymmetric Encryption, Distribution of Public Keys (Text 1: Chapter	
13: Section 1, 2, 3)	
Course outcomes (Course Skill Set):	
At the end of the course, the student will be able to:	
<ul> <li>Explain traditional cruntographic algorithms of encruption and decruption process.</li> </ul>	
• Explain traditional cryptographic algorithms of elicryption and decryption process.	

- Use symmetric and asymmetric cryptography algorithms to encrypt and decrypt the data.
- Apply concepts of modern algebra in cryptography algorithms.
- Explain message authentication using HASH functions, MAC functions and Digital signatures.
- Explain how symmetric and asymmetric encryption algorithms can be used to distribute keys.

#### Assessment Details (both CIE and SEE)

The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 40% of the maximum marks (20 marks out of 50) and for the SEE minimum passing mark is 35% of the maximum marks (18 out of 50 marks). The student is declared as a pass in the course if he/she secures a minimum of 40% (40 marks out of 100) in the sum total of the CIE (Continuous Internal Evaluation) and SEE (Semester End

Examination) taken together.

#### **Continuous Internal Evaluation:**

- There are 25 marks for the CIE's Assignment component and 25 for the Internal Assessment Test component.
- Each test shall be conducted for 25 marks. The first test will be administered after 40-50% of the coverage of the syllabus, and the second test will be administered after 85-90% of the coverage of the syllabus. The average of the two tests shall be scaled down to 25 marks.
- Any two assignment methods mentioned in the 22OB4.2, if an assignment is project-based then only one assignment for the course shall be planned. The schedule for assignments shall be planned properly by the course teacher. The teacher should not conduct two assignments at the end of the semester if two assignments are planned. Each assignment shall be conducted for 25 marks. (If two assignments are conducted then the sum of the two assignments shall be scaled down to 25 marks).
- The final CIE marks of the course out of 50 will be the sum of the scale-down marks of tests and assignment/s marks.

# Internal Assessment Test question paper is designed to attain the different levels of Bloom's taxonomy as per the outcome defined for the course.

#### Semester-End Examination:

Theory SEE will be conducted by University as per the scheduled timetable, with common question papers for the course (**duration 03 hours**).

- 1. The question paper will have ten questions. Each question is set for 20 marks.
- 2. There will be 2 questions from each module. Each of the two questions under a module (with a maximum of 3 sub-questions), **should have a mix of topics** under that module.
- **3.** The students have to answer 5 full questions, selecting one full question from each module.
- **4.** Marks scored shall be proportionally reduced to 50 marks.

#### Suggested Learning Resources:

#### **Text Book**

1. William Stallings, "Cryptography and Network Security Principles and Practice", Pearson Education Inc., 6th Edition, 2014, ISBN: 978-93-325-1877-3

#### **Reference Books**

- 1. Bruce Schneier, "Applied Cryptography Protocols, Algorithms, and Source code in C", Wiley Publications, 2nd Edition, ISBN: 9971-51-348-X.
- 2. Cryptography and Network Security, Behrouz A Forouzan, TMH, 2007.

#### Web links and Video Lectures (e-Resources):

• https://archive.nptel.ac.in/courses/106/105/106105162

#### Activity Based Learning (Suggested Activities in Class)/ Practical Based learning

1. Experiential Learning by using free and open-source software's SCILAB or OCTAVE or Python

#### VISVESVARAYA TECHNOLOGICAL UNIVERSITY, BELAGAVI

B.E: Electronics & Communication Engineering / B.E: Electronics & Telecommunication Engineering NEP, Outcome Based Education (OBE) and Choice Based Credit System (CBCS) (Effective from the academic year 2021 – 22)

#### **VI Semester**

Digital Image Processing				
Course Code	BEC613C	CIE Marks	50	
Teaching Hours/Week (L:T:P:S)	3:0:0:1	SEE Marks	50	
Total Hours of Pedagogy	40	Total Marks	100	
Credits	3	Exam Hours	3	

#### **Course objectives:**

- Understand the fundamentals of digital image processing.
- Understand the image transform used in digital image processing.
- Understand the image enhancement techniques in spatial domain used in digital image processing.
- Understand the Color Image Processing and frequency domain enhancement techniques in digital image processing.
- Understand the image restoration techniques and methods used in digital image processing.

#### **Teaching-Learning Process (General Instructions)**

These are sample Strategies, which teacher can use to accelerate the attainment of the various course outcomes.

- 1. Show Video/animation films to explain the functioning of various image processing concepts.
- 2. Encourage cooperative (Group) Learning through puzzles, diagrams, coding etc., in the class.
- 3. Encourage students to ask questions and investigate their own ideas helps improve their problem-solving skills as well as gain a deeper understanding of academic concepts.
- 4. Ask at least three HOTS (Higher-order Thinking) questions in the class, which promotes critical thinking
- 5. Students are encouraged to do coding based projects to gain knowledge in image processing.
- 6. Adopt Problem Based Learning (PBL), which fosters students' Analytical skills, develop thinking skills such as the ability to evaluate, generalize, and analyze information rather than simply recall it.
- 7. Topics will be introduced in multiple representations.
- 8. Discuss how every concept can be applied to the real world and when that's possible, it helps improve the students' understanding
- 9. Arrange visits to nearby PSUs such as CAIR (DRDO), NAL, BEL, ISRO, etc., and small-scale software industries to give industry exposure.

	Module-1		
Digital Imag	ge Fundamentals: What is Digital Image Processing? Origins of Digital Image Processing,		
Examples of	Examples of fields that use DIP, Fundamental Steps in Digital Image Processing, Components of an Image		
Processing System, Elements of Visual Perception, Image Sensing and Acquisition, Image Sampling and			
Quantization, Some Basic Relationships Between Pixels.			
[Text 1: Chapter 1, Chapter 2: Sections 2.1 to 2.5]			
Teaching-	Chalk and talk method, PowerPoint Presentation, YouTube videos, Videos on Image		
Learningprocessing applicationsProcessSelf-study topics: Arithmetic and Logical operations			
			Practical topics: Problems on Basic Relationships Between Pixels.

**RBT Level:** L1, L2, L3

	Module-2	
Image Transforms: Introduction, Two-Dimensional Orthogonal and Unitary Transforms, Properties of		
Unitary Transforms, Two-Dimensional DFT, cosine Transform, Haar Transform.		
Text 2: Chap	ter 5: Sections 5.1 to 5.3, 5.5, 5.6, 5.9]	
Teaching-	Chalk and talk method, PowerPoint Presentation, YouTube videos of various	
Learning	transformation techniques and related applications.	
Process	Self-study topics: Sine transforms, Hadamard transforms, KL transform, Slant transform.	
	Practical topics: Problems on DFT and DCT	
	RBT Level: L1, L2, L3	
	Module-3	
Spatial D	omain: Some Basic Intensity Transformation Functions, Histogram Processing,	
Fundamenta	ls of Spatial Filtering, Smoothing Spatial Filters, Sharpening Spatial Filters	
[Text: Chapte	er 3: Sections 3.2 to 3.6]	
Teaching-	Chalk and talk method, PowerPoint Presentation, YouTube videos and animations of	
Learning	Intensity Transformation Functions, Histogram Processing, Spatial domain filters.	
Process	Self-study topics: Point, line and edge detection.	
	Practical topics: Problems on Intensity Transformation Functions, Histogram, Spatial	
	domain filters	
	RBT Level: L1, L2, L3	
	Module-4	
Frequency D	omain: Basics of Filtering in the Frequency Domain, Image Smoothing and Image	
Sharpening U	sing Frequency Domain Filters.	
Color Image	<b>Processing:</b> Color Fundamentals, Color Models, Pseudo-color Image Processing.	
[Text 1: Chap	oter 4: Sections 4.7 to 4.9 and Chapter 6: Sections 6.1 to 6.3]	
Teaching-         Chalk and talk method, PowerPoint Presentation, YouTube videos on frequer		
Learning	filtering, Color image processing.	
Process	Self-study topics: Basic concept of segmentation.	
	Practical topics: Problems on Pseudo-color Image Processing	
	<b>RBT Level:</b> L1, L2, L3	
	Module-5	
<b>Restoration</b> :	A model of the Image Degradation/Restoration Process, Noise models, Restoration in the	
Presence of N	oise Only using Spatial Filtering and Frequency Domain Filtering, Inverse Filtering, Minimum	
Mean Square	Error (Wiener) Filtering.	
[Text 1: Chap	oter 5: Sections 5.1, to 5.4.3, 5.7, 5.8]	
Teaching-	Chalk and talk method, PowerPoint Presentation, YouTube videos on Noise models, filters	
Learning	and their applications.	
Process	Self-study topics: Linear position invariant degradation, Estimation of degradation	
	RBT Level: L1, L2, L3	
Course outco	mes (Course Skill Set)	
At the end of t	the course the student will be able to:	
1. Understand image formation and the role of human visual system plays in the perception of gray		
andcolo	r image data.	
2. Comput	e various transforms on digital images.	
3. Conduct an independent study and analysis of Image Enhancement techniques.		
4. Apply image processing techniques in the frequency (Fourier) domain.		
5. Design image restoration techniques.		

## Assessment Details (both CIE and SEE)

The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 40% of the maximum marks (20 marks out of 50). A student shall be deemed to have satisfied the academic requirements and earned the credits allotted to each subject/ course if the student secures not less than 35% (18 Marks out of 50) in the semester-end examination (SEE), and a minimum of 40% (40 marks out of 100) in the sum total of the CIE (Continuous Internal Evaluation) and SEE (Semester End Examination) taken together.

## Continuous Internal Evaluation:

Three Unit Tests each of 20 Marks (duration 01 hour)

- 1. First test at the end of  $5^{th}$  week of the semester
- 2. Second test at the end of the  $10^{\rm th}\, week$  of the semester
- **3.** Third test at the end of the 15<sup>th</sup> week of the semester

Two assignments each of **10 Marks** 

- 4. First assignment at the end of 4<sup>th</sup> week of the semester
- 5. Second assignment at the end of 9<sup>th</sup> week of the semester

Group discussion/Seminar/quiz any one of three suitably planned to attain the COs and POs for **20 Marks (duration 01 hours)** 

6. At the end of the  $13^{th}$  week of the semester

The sum of three tests, two assignments, and quiz/seminar/group discussion will be out of 100 marks and will be **scaled down to 50 marks** 

(to have less stressed CIE, the portion of the syllabus should not be common /repeated for any of the methods of the CIE. Each method of CIE should have a different syllabus portion of the course).

# CIE methods /question paper is designed to attain the different levels of Bloom's taxonomy as per the outcome defined for the course.

#### Semester End Examination:

Theory SEE will be conducted by University as per the scheduled timetable, with common question papers for the subject (**duration 03 hours**)

- 1. The question paper will have ten questions. Each question is set for 20 marks.
- 2. There will be 2 questions from each module. Each of the two questions under a module (with a maximum of 3 sub-questions), **should have a mix of topics** under that module.

The students have to answer 5 full questions, selecting one full question from each module. Marks scored out of 100 shall be reduced proportionally to 50 marks

#### Suggested Learning Resources:

#### **Text Books:**

- 1. Digital Image Processing- Rafael C Gonzalez and Richard E Woods, PHI, 3<sup>rd</sup> Edition 2010.
- 2. Fundamentals of Digital Image Processing- A K Jain, PHI Learning Private Limited 2014.

#### **Reference Book:**

Digital Image Processing- S Jayaraman, S Esakkirajan, T Veerakumar, Tata McGraw Hill, 2014.

#### Web links and Video Lectures (e-Resources)

- Image databases, https://imageprocessingplace.com/root\_files\_V3/image\_databases.htm
- Student support materials,
- https://imageprocessingplace.com/root\_files\_V3/students/students.htm
- NPTEL Course, Introduction to Digital Image Processing, https://nptel.ac.in/courses/117105079
- Computer Vision and Image Processing, https://nptel.ac.in/courses/108103174
- Image Processing and Computer Vision Matlab and Simulink,
- https://in.mathworks.com/solutions/image-video-processing.html

#### Activity Based Learning (Suggested Activities in Class)/ Practical Based Learning

- Verilog /VHDL coding for Image manipulation.
- Simulink models for Image processing.

FPGA Based	System design Using Verilog	Semester	VI
Course Code	BEC613D	CIE Marks	50
Teaching Hours/Week (L: T:P: S)	3:0:0:0	SEE Marks	50
Total Hours of Pedagogy	40	Total Marks	100
Credits	03	Exam Hours	03
Examination type (SEE)	THEORY		

## **Course objectives:**

## This course will enable students to:

- Understand the types programmable logic devices and building blocks of FPGA and thus implement the design using Xilinx FPGAs.
- Understand the concepts of Advanced Logic design and implementation using Verilog HDL
- Designing different Digital applications using SM chart .

#### Teaching-Learning Process (General Instructions)

These are sample Strategies, which teachers can use to accelerate the attainment of the various course outcomes.

These are sample Strategies, which teachers can use to accelerate the attainment of the various course outcomes.

These are sample Strategies, which teachers can use to accelerate the attainment of the various courseoutcomes.

- 1. Lecture method (L) does not mean only traditional lecture method, but different types of teaching methods may be adopted to develop the outcomes.
- 2. Encourage collaborative (Group) Learning in the class.
- 3. Ask at least three HOTS (Higher Order Thinking) questions in the class, which promotes criticalthinking.
- 4. Adopt Problem-Based Learning (PBL), which fosters students' Analytical skills, and develops thinking skillssuch as the ability to evaluate, generalize, and analyze information rather than simply recall it.
- 5. Topics will be introduced in a multiple representation.
- 6. Show the different ways to solve the same problem and encourage the students to come up withcreative ways to solve them.
- 7. Discuss how every concept can be applied to the real world and when that's possible, it helps improve the student's understanding.
- **8.** Adopt the Flipped class technique by sharing the materials/Sample Videos before the class and having discussions on the topic in the succeeding classes.

## Module-1

## Introduction to Programmable Logic Devices:

Hazards in Combinational Circuits, Brief overview of Programmable Logic Devices, Simple Programmable Logic Devices (SPLDs)

Complex Programmable Logic devices (CPLDs), Field-Programmable Gate Arrays (FPGAs)

# (Text 1: 1.5,3.1,3.2 , 3.3, 3.4) RBT Level: L1, L2, L3

Module-2

## Advanced Digital Design Examples:

BCD to 7-Segment Display Decoder, BCD Adder, Traffic Light controller, Synchronization and debouncing, Shift-and-Add Multiplier

Array Multiplier, A Signed Integer/Fraction Multiplier, (Excluding Test Bench), Keypad Scanner (Excluding Test Bench)

## Module-3

## SM Charts and Microprogramming :

State Machine Charts, Derivation of SM Charts, SM chart for binary multiplier, Dice Game (Excluding Test Bench), Realization of SM Charts, Implementation of the Dice Game. Microprogramming, Linked State Machines.

(Text 1: 5.1, 5.2, 5.3, 5.4, 5.5, 5.6) RBT Level: L1, L2, L3

## Module-4

**Floating-Point Arithmetic:** Representation of Floating-Point Numbers, Floating-Point Multiplication, Floating-Point Addition, Other Floating-Point Operations. Multivalued Logic and Signal Resolution, Built-in Primitives, User-Defined Primitives, SRAM Model, Rise and Fall Delays of Gates, Rise and Fall Delays of Gates

# (Text 1:7.1,7.2, 7.3,7.4, 8.3, 8.4, 8.5, 8.6, 8.8) RBT Level: L1, L2, L3

Module-5

# Designing with Field Programmable Gate Arrays :

Implementing Functions in FPGAs, Implementing Functions Using Shannon's Decomposition Carry Chains in FPGAs, Cascade Chains in FPGAs, Examples of Logic Blocks in Commercial FPGAs, Examples of Logic Blocks in Commercial FPGAs, Dedicated Multipliers in FPGAs, FPGAs Capacity: Maximum gates versus Usable gates, Design Translation.

# (Text 1: 6.1,6.2,6.3, 6.4, 6.5, 6.6, 6.7, 6.8,6.10, 6.11) RBT Level: L1, L2, L3

## Course outcome (Course Skill Set)

At the end of the course the student will be able to:

- 1. Apply the concept of Programmable logic devices to implement digital design.
- 2. Design and implementation of Advanced logic design using Verilog HDL
- 3. Understand the concept of SM Chart and design complex digital circuits using SM Chart.
- 4. Performing the Floating-point arithmetic operations and designing of Memories
- 5. Designing and performance evaluation of advanced digital design using FPGAs

# Assessment Details (both CIE and SEE)

The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 40% of the maximum marks (20 marks out of 50) and for the SEE minimum passing mark is 35% of the maximum marks (18 out of 50 marks). The student is declared as a pass in the course if he/she secures a minimum of 40% (40 marks out of 100) in the sum total of the CIE (Continuous Internal Evaluation) and SEE (Semester End Examination) taken together.

## **Continuous Internal Evaluation:**

- There are 25 marks for the CIE's Assignment component and 25 for the Internal Assessment Test component.
- Each test shall be conducted for 25 marks. The first test will be administered after 40-50% of the coverage of the syllabus, and the second test will be administered after 85-90% of the coverage of the syllabus. The average of the two tests shall be scaled down to 25 marks
- Any two assignment methods mentioned in the 220B2.4, if an assignment is project-based then only one assignment for the course shall be planned. The schedule for assignments shall be planned properly by the course teacher. The teacher should not conduct two assignments at the end of the semester if two assignments are planned. Each assignment shall be conducted for 25 marks. (If two assignments are conducted then the sum of the two assignments shall be scaled down to 25 marks)
- The final CIE marks of the course out of 50 will be the sum of the scale-down marks of tests and assignment/s marks.

Internal Assessment Test question paper is designed to attain the different levels of Bloom's taxonomy as per the outcome defined for the course.

## Semester-End Examination:

Theory SEE will be conducted by University as per the scheduled timetable, with common question papers for the course (**duration 03 hours**).

- 1. The question paper will have ten questions. Each question is set for 20 marks.
- 2. There will be 2 questions from each module. Each of the two questions under a module (with a maximum of 3 sub-questions), **should have a mix of topics** under that module.

3. The students have to answer 5 full questions, selecting one full question from each module. **Suggested Learning Resources:** 

# **Text Book:**

1 Digital Systems Design Using Verilog First Edition, Charles H. Roth, Jr. The University of Texas at Austin, Lizy Kurian John The University of Texas at Austin, Byeong Kil Lee The University of Texas at San Antonio

# **Reference Books:**

1. Advanced FPGA Design Architecture, Implementation, and Optimization Steve Kilts Spectrum

2. ASIC and FPGA Verification: A guide to component Modelling. Richard Munden, Morgan Kaufmann Publishers is an imprint of Elsevier 3. Processor Design . System-on-Chip Computing for ASICs and FPGAs, Jari Nurmi Finland Tampere University of Technology Sringer Publications.

4. The design Warrior's guide to FPGA Clive 'Max' Maxfield Elsevier Publications

# Activity Based Learning (Suggested Activities in Class)/Practical-Based Learning

- Group Discussion/Quiz
- Demonstration of Verilog and FPGA concepts.
- Case Study on small design and implementation on FPGA's

Digital System Design using Verilog		Semester	6
Course Code	BEC654A	CIE Marks	50
Teaching Hours/Week(L:T:P)	3:0:0	SEE Marks	50
Total Hours of Pedagogy	40	Total Marks	100
Credits	03	Exam Hours	3
Examination type (SEE)	Theory		

## **Course objectives:**

- Learn different Verilog HDL constructs.
- Familiarize the different levels of abstraction in Verilog.
- Understand Verilog Tasks and Functions.
- Understand Timing and Delay Simulation.

# **Teaching-Learning Process (General Instructions)**

The sample strategies, which the teacher can use to accelerate the attainment of the various course outcomes are listed in the following:

- 1. Lecture method (L) does not mean only the traditional lecture method, but a different type of teaching method may be adopted to develop the outcomes.
- 2. Show Video/animation films to explain the functioning of various techniques.
- 3. Encourage collaborative (Group) Learning in the class
- 4.Ask at least three HOTS (Higher-order Thinking) questions in the class, which promotes critical thinking
- 5.Adopt Problem Based Learning (PBL), which fosters students' Analytical skills, develop thinking skills such as the ability to evaluate, generalize, and analyze information rather than simply recall it.
- 6. Show the different ways to solve the same problem and encourage the students to come up with their own creative ways to solve them.
- 7. Discuss how every concept can be applied to the real world and when that's possible, it helps improve the students' understanding.
- 8. Give programming assignments.

## Module-1

**Overview of Digital Design with Verilog HDL**: Evolution of Computer-Aided Digital Design (CAD), Emergence of HDLs, Typical Design flow, Importance of HDLs, Popularity of Verilog HDL, Trends in HDLs. (**Text 1: 1.1 to 1.6**)

**Hierarchical Modeling Concepts**: Design Methodologies, Top-down and Bottom-up design methodology, Modules, Instances, Components of a Simulation, Design Block, Stimulus Block (Test Bench) with example. (Text 1:2.1 to 2.6)

Teaching-Learning	Chalk and talk method, Power point presentation	
Process	<b>RBT Level:</b> L1, L2, L3	
Module-2		
Basic Concepts: Lexical Conventions, Data Types, System Tasks, Compiler Directives.		
(Text 1: 3.1 to 3.3)		
Modules and Ports: Modules, Ports, Connecting Ports, Hierarchical Names. (Text 1: 4.1 to 4.3)		
Teaching-Learning	Chalk and talk method, Power point presentation	
Process	<b>RBT Level:</b> L1, L2, L3	

	Module-3		
Gate-Level Modeling: Gate-Leve	ate Types-Modeling using basic Verilog gate primitives. Description of		
AND/OR and BUF/NOT	type gates. Gate Delays-Rise, Fall and Turn-Off Delays, Min, Max and		
Typical Delays. (Text1: 5.	1, 5.2)		
Dataflow Modeling: Co	ntinuous assignments, Delay Specification, Expressions, Operators,		
Operands, Operator Types	, Examples ( <b>Text 1: 6.1 to 6.5</b> )		
Teaching-Learning	Chalk and talk method, Power point presentation		
Process	<b>RBT Level:</b> L1, L2, L3		
I	Module-4		
<b>Behavioral Description</b> :	Structured Procedures, Initial and Always statements, Procedural		
Assignments Blocking	and Non-Blocking statements, Conditional statements, Multiway		
Branching, Loops, Sequer	ntial and Parallel blocks, Examples-4-to-1 Multiplexer, 4-bit Counter.		
(Text 1: 7.1, 7.2, 7.4, 7.5,	7.6, 7.7, 7.9.1, 7.9.2)		
Teaching-Learning	Chalk and talk method, Power point presentation		
Process	RBT Level: L1, L2, L3		
Module-5			
Structural Description:	Highlights of Structural Descriptions, Organization of Structural		
Description, Binding (Tex	t 2: 4.1, 4.2, 4.3, Listings 4.1 to 4.13 only Verilog)		
<b>Tasks and Functions</b> : D	ifferences between Tasks and Functions, Declaration and Invocation,		
Examples (Text 1: 8.1, 8.2	2, 8.2.1, 8.2.2, 8.3, 8.3.1, 8.3.2)		
<b>Course outcomes (Cour</b>	rse Skill Set)		
At the end of the course the student will be able to:			
1. Understand the Verilog HDL design flow.			
2. Describe the basic concepts of Verilog HDL programming.			
3. Write Verilog programs in Gate, Dataflow, Behavioral, and structural modeling levels of			
Abstraction.			
4. Write the programs more effectively using Verilog Tasks and Functions.			
5. Perform Timing and Delay Simulation.			

## Assessment Details (both CIE and SEE)

The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 40% of the maximum marks (20 marks out of 50). A student shall be deemed to have satisfied the academic requirements and earned the credits allotted to each subject/ course if the student secures not less than 35% (18 Marks out of 50) in the semester-end examination (SEE), and a minimum of 40% (40 marks out of 100) in the sum total of the CIE (Continuous Internal Evaluation) and SEE (Semester End Examination) taken together.

# **Continuous Internal Evaluation:**

Three Unit Tests each of 20 Marks (duration 01 hour)

- 1. First test at the end of 5th week of the semester
- 2. Second test at the end of the 10th week of the semester
- 3. Third test at the end of the 15th week of the semester

Two assignments each of 10 Marks

- 4. First assignment at the end of 4th week of the semester
- 5. Second assignment at the end of 9th week of the semester

Group discussion/Seminar/quiz any one of three suitably planned to attain the COs and POs for **20 Marks (duration 01 hours)** 

6. At the end of the 13th week of the semester

The sum of three tests, two assignments, and quiz/seminar/group discussion will be out of 100 marks and will be scaled down to 50 marks

(to have less stressed CIE, the portion of the syllabus should not be common /repeated for any of the methods of the CIE. Each method of CIE should have a different syllabus portion of the course).

CIE methods /question paper is designed to attain the different levels of Bloom's taxonomy as per the outcome defined for the course.

## Semester End Examination:

Theory SEE will be conducted by University as per the scheduled timetable, with common question papers for the subject (**duration 03 hours**)

- 1. The question paper will have ten questions. Each question is set for 20 marks.
- 2. There will be 2 questions from each module. Each of the two questions under a module (with a maximum of 3 sub-questions), **should have a mix of topics** under that module.

The students have to answer 5 full questions, selecting one full question from each module. Marks scored out of 100 shall be reduced proportionally to 50 marks

# Suggested Learning Resources:

## **Text Books:**

- 1. "Verilog HDL: A Guide to Digital Design and Synthesis", Samir Palnitkar, Pearson education, Second edition.
- 2. "HDL programming (VHDL and Verilog)", Nazeih M Botros, John Wiley India Pvt. Ltd., 2008.

# **Reference Books:**

- 1. Donald E. Thomas, Philip R. Moorby, "The Verilog Hardware Description Language", Springer Science+Business Media, LLC, Fifth edition.
- 2. Michael D. Ciletti, "Advanced Digital Design with the Verilog HDL" Pearson (Prentice Hall), Second edition.
- 3. Padmanabhan, Tripura Sundari, "Design through Verilog HDL", Wiley, 2016 or earlier

Consun	ner Electronics	Semester	6	
Course Code	BEC654B	CIE Marks	50	
Teaching Hours/Week (L: T:P: S)	3:0:0:0	SEE Marks	50	
Total Hours of Pedagogy	40	Total Marks	100	
Credits	03	Exam Hours	03	
Examination type (SEE)	Theory			
<ul> <li>Course objectives:         <ul> <li>To understand the workin loudspeakers, and their ro</li> <li>To explore the structure, r along with error correctio</li> <li>To analyse the fundament signals, and to study recent</li> <li>To gain knowledge of mod appliances, and computers</li> </ul> </li> </ul>	g principles and classifications of variou les in audio systems. ecording, and playback processes of Au n techniques and digital-to-analog conv als of colour television systems, includir t advances in television technology. ern consumer electronic devices such a s, focusing on their applications and tech	is microphones and dio Compact Disc syster ersion. Ig the transmission of co s mobile phones, home hnological advancement	ns, olour	
<ul> <li>Teaching-Learning Process (Gen These are sample Strategies, which outcomes.</li> <li>1. Lecture method (L) does n teaching method may be a</li> <li>2. Show Video/animation filn</li> <li>3. Adopt Problem Based Lean skills such as the ability to recall it.</li> <li>4. Discuss how every concep helps improve the student</li> </ul>	eral Instructions) teachers can use to accelerate the attain ot mean only the traditional lecture me dopted to develop the outcomes. Ins to explain the functioning of various traing (PBL), which fosters students' Ana evaluate, generalize, and analyse inform t can be applied to the real world - and s s' understanding.	nment of the various co thod, but a different typ EV Architectures. alytical skills, develop th nation rather than simp when that's possil	urse e of hinking ly ble, it	
	Module-1			
Microphones: Introduction, Red Microphone, Ribbon Microphone, Microphone, Electret Microphone Loudspeakers: Introduction, Fe Electrodynamic Loudspeaker, Hon (Text : 5.1 to 5.10 and 6.1 to 6.6)	quirements, Quality of Microphones, Condenser (or Capacitor) Microphone, ratures of Loudspeaker, Moving Coil rn Loudspeaker, Loudspeaker for High F	Classification, Moving Crystal Microphone, Ca (Cone Type) Loudspe ?idelity Systems.	; Coil arbon eaker,	
	Module-2			
Audio Compact Disc Systems: In a Compact Disc, Details of Recor- Encoding Process and Error Corre (Text : 10.1 to 10.10)	troduction, Comparison of CD and Tape ding Process, Details of playback Proce ction, D/A Convertor, Handling of Comp	, Optical Recording, Deta ess, Geometry of Audio pact Disc.	ails of Disc,	
Module-3				
Colour Television: Introduction Coefficients, Colour Triangle, Mixi Colour Signal Transmission. Chro Visibility Curve, Digital Television TV technology, LCD TV, LED TV, F (Text : 14.1 to 14.9, 14.13 to 14.16)	on, Light Energy, Primary Colours, Trist ng of Colours, Grassman's Law, Colour S maticity Diagram, Spectral and Non-Sp n (DTV) and High Definition Television Plasma TV 5 and 14.26 to 14.27)	imulus Values, Trichro Specifications, Bandwid ectral Colours, Colour ( (HDTV), Recent Advand	matic th for Circle, ces in	
	Module-4			

**Cable Television:** Introduction, Video Monitor, Closed Circuit Television (CCTV), Cable Television, Cable TV Using Internet.

**Miscellaneous Devices:** Digital Watch, Calculator, An Electronic Guessing Game, Cordless Telephone. (Text : 15.1 to 15.5 and 17.1 to 17.4)

## Module-5

Mobile Telephone, Cellular Telephone, UPS, Inverter, Decorative Lighting, Remote Control for TV and VCR, Facsimile (FAX), Pager, Microwave Oven, LCD Timer with Alarm, Electronic Ignition System for Automobiles, Washing Machine, Organisation of Digital computer, Microprocessor, Note Book, Laptop, Tablet PC, Ultrabook, IPAD, Recent Advances in Consumer Electronics.

(Text: 17.6 to 17.7 and 17.13 to 17.27)

#### Course outcome (Course Skill Set)

At the end of the course, the student will be able to:

- 1. Understand the functioning and classification of various types of microphones and loudspeakers
- 2. Demonstrate knowledge of the optical recording and playback processes in audio compact disc systems
- 3. Analyse the principles of colour television and modern display technologies
- 4. Evaluate the working of cable television systems and miscellaneous consumer devices
- 5. Explore advancements in consumer electronics, such as mobile phones, computing devices, and home appliances

## Assessment Details (both CIE and SEE)

The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 40% of the maximum marks (20 marks out of 50) and for the SEE minimum passing mark is 35% of the maximum marks (18 out of 50 marks). A student shall be deemed to have satisfied the academic requirements and earned the credits allotted to each subject/ course if the student secures a minimum of 40% (40 marks out of 100) in the sum total of the CIE (Continuous Internal Evaluation) and SEE (Semester End Examination) taken together.

#### **Continuous Internal Evaluation**:

- For the Assignment component of the CIE, there are 25 marks and for the Internal Assessment Test component, there are 25 marks.
- The first test will be administered after 40-50% of the syllabus has been covered, and the second test will be administered after 85-90% of the syllabus has been covered
- Any two assignment methods mentioned in the 22OB2.4, if an assignment is project-based then only one assignment for the course shall be planned. The teacher should not conduct two assignments at the end of the semester if two assignments are planned.
- For the course, CIE marks will be based on a scaled-down sum of two tests and other methods of assessment.

Internal Assessment Test question paper is designed to attain the different levels of Bloom's taxonomy as per the outcome defined for the course.

#### Semester-End Examination:

Theory SEE will be conducted by University as per the scheduled timetable, with common question papers for the course (**duration 03 hours**).

- 1. The question paper will have ten questions. Each question is set for 20 marks.
- 2. There will be 2 questions from each module. Each of the two questions under a module (with a maximum of 3 sub-questions), **should have a mix of topics** under that module.
- 3. The students have to answer 5 full questions, selecting one full question from each module.
- 4. Marks scored shall be proportionally reduced to 50 marks.

#### Suggested Learning Resources:

Books

- 1. B.R. Gupta, V. Singhal "Consumer Electronics", S.K. Kataria & Sons, 6th edition, 2013, ISBN 978-93-5014-407-7.
- 2. R.P.Bali, Consumer Electronics, Pearson Education (2008)

#### Web links and Video Lectures (e-Resources):

- Android Mobile Application Development: https://onlinecourses.swayam2.ac.in/nou24\_ge66/preview
- Microelectronics: Devices to Circuits: https://onlinecourses.nptel.ac.in/noc24\_ee139/preview

#### Activity Based Learning (Suggested Activities in Class)/ Practical Based learning

- Trouble shoot the common consumer electronics products like T.V., Washing machine, microwave oven, FAX, Copier machine.
- Conduct market survey for latest home appliances and compare specifications of reputed brands and prepare a report
- Make visit to service centres of gadgets covered in curriculum and if possible work there for some days on voluntarily basis during holidays.
- Search internet websites for DYS (Do Your Self) repair of electronic gadgets and try your hands to repair some gadgets based on that.

Electronic Communication Systems		Semester	6
Course Code	BEC654C	CIE Marks	50
Teaching Hours/Week (L:T:P: S)	3:0:0:0	SEE Marks	50
Total Hours of Pedagogy	40	Total Marks	100
Credits	03	Exam Hours	3 Hours
Examination type (SEE)	Theory		

#### **Course objectives:**

- Describe essential elements of an electronic communication system.
- Understand Amplitude, Frequency & Phase modulations, and Amplitude demodulation.
- Define the sampling theorem and methods to generate pulse modulations.
- Learn the various methods of digital modulation techniques and compare the different schemes.
- Introduce the basic concepts of information theory and coding.
- Understand the basic concepts of wireless and cellular communications.

#### **Teaching-Learning Process (General Instructions)**

These are sample Strategies, which teachers can use to accelerate the attainment of the various course outcomes.

1. Lecture method (L) does not mean only the traditional lecture method, but a different type of teaching method may be adopted to develop the outcomes.

2. Show Video/animation films to explain the evolution of communication technologies.

3. Encourage collaborative (Group) Learning in the class

4. Ask at least three HOTS (Higher-order Thinking) questions in the class, which promotes critical thinking

 Adopt Problem Based Learning (PBL), which fosters students' Analytical skills, develop thinking skills such as the ability to evaluate, generalize, and analyze information rather than simply recall it.
 Show the different ways to solve the same problem and encourage the students to come up with their own creative ways to solve them.

7. Discuss how every concept can be applied to the real world - and when that's possible, it helps improve the students' understanding.

#### Module-1

**Introduction to Electronic Communications:** Historical perspective, Electromagnetic frequency spectrum, Signal and its representation, Elements of electronic communications system, primary communication resources, signal transmission concepts, Analog and digital transmission, Modulation, Concept of frequency translation, Signal radiation and propagation (Text 1: 1.1 to 1.10)

#### Module-2

**Amplitude Modulation Techniques:** Types of analog modulation, Principle of amplitude modulation, AM power distribution, Limitations of AM, (TEXT 1: 4.1, 4.2, 4.4, 4.6)

**Angle Modulation Techniques:** Principles of Angle modulation, Theory of FM-basic Concepts, Theory of phase modulation (TEXT1: 5.1, 5.2, 5.5)

Module-3

**Sampling Theorem and Pulse Modulation Techniques:** Digital Versus Analog Transmissions, Sampling Theorem, Classification of pulse modulation techniques, PAM, PWM, PPM, PCM, Quantization of signals (TEXT 1: 7.2 to 7.8)

#### Module-4

**Digital Modulation Techniques:** Types of digital Modulation, ASK, FSK, PSK, QPSK. (TEXT 1: 9.1 to 9.5) **Information Theory, Source and Channel Coding:** Information, Entropy and its properties, Shannon,- Hartley Theorem, Objectives of source coding, Source coding technique, Shannon source coding theorem, Channel coding theorem, Error Control and Coding. [Text1: 10.1,10.2, 10.11.2, 11.1 to 11.3, 11.8, 11.9, 11.12]

#### Module-5

#### @11112024

**Evolution of wireless communication systems:** Brief History of wireless communications, Advantages of wireless communication, disadvantages of wireless communications, wireless network generations, Comparison of wireless systems, Evolution of next generation networks, Applications of wireless communication (TEXT 2: 1.1 to 1.7)

**Principles of Cellular Communications:** Cellular terminology, Cell structure and Cluster, Frequency reuse concept, Cluster size and system capacity, Method of locating cochannel cells, Frequency reuse distance (TEXT 2: 4.1 to 4.7)

#### Course outcome (Course Skill Set)

At the end of the course, the student will be able to :

- 1. Describe the scheme and concepts of radiation and propagation of communication signals through air.
- 2. Understand the AM and FM modulation techniques and represent the signal in time and frequency domain relations.
- 3. Understand the process of sampling and quantization of signals and describe different methods to generate digital signals.
- 4. Describe the basic digital modulation techniques, channel capacity, source coding technique and the channel coding.
- 5. Compare the different wireless communication systems and describe the structure of cellular communication.

## Assessment Details (both CIE and SEE)

The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 40% of the maximum marks (20 marks out of 50) and for the SEE minimum passing mark is 35% of the maximum marks (18 out of 50 marks). The student is declared as a pass in the course if he/she secures a minimum of 40% (40 marks out of 100) in the sum total of the CIE (Continuous Internal Evaluation) and SEE (Semester End Examination) taken together.

## **Continuous Internal Evaluation**:

- There are 25 marks for the CIE's Assignment component and 25 for the Internal Assessment Test component.
- Each test shall be conducted for 25 marks. The first test will be administered after 40-50% of the coverage of the syllabus, and the second test will be administered after 85-90% of the coverage of the syllabus. The average of the two tests shall be scaled down to 25 marks
- Any two assignment methods mentioned in the 220B2.4, if an assignment is project-based then only one assignment for the course shall be planned. The schedule for assignments shall be planned properly by the course teacher. The teacher should not conduct two assignments at the end of the semester if two assignments are planned. Each assignment shall be conducted for 25 marks. (If two assignments are conducted then the sum of the two assignments shall be scaled down to 25 marks)
- The final CIE marks of the course out of 50 will be the sum of the scale-down marks of tests and assignment/s marks.

Internal Assessment Test question paper is designed to attain the different levels of Bloom's taxonomy as per the outcome defined for the course.

#### Semester-End Examination:

Theory SEE will be conducted by University as per the scheduled timetable, with common question papers for the course (**duration 03 hours**).

- 1. The question paper will have ten questions. Each question is set for 20 marks.
- 2. There will be 2 questions from each module. Each of the two questions under a module (with a maximum of 3 sub-questions), **should have a mix of topics** under that module.
- 3. The students have to answer 5 full questions, selecting one full question from each module.
- 4. Marks scored shall be proportionally reduced to 50 marks.

## Suggested Learning Resources:

#### Books

- 1. T L Singal, Analog and Digital Communications, McGraw Hill Education (India) Private Limited, 2012, 0-07-107269-1.
- 2. 2. T L Singal, Wireless Communications, McGraw Hill Education (India) Private Limited, 2016, ISBN:0-07-068178-3.

#### **Reference Books**

- 1. Simon Haykin & Michael Moher, Communication Systems, 5th Edition, John Wiley, India Pvt. Ltd, 2010, ISBN: 978-81-265-2151-7.
- 2. Herbert Taub, Donald L Schilling, Goutam Saha, "Principles of Communication systems", 4th Edition, Mc Graw Hill Education (India) Private Limited, 2016. ISBN: 978-1-25-902985-1
- 3. Simon Haykin, "Digital Communication Systems", John Wiley & sons, 2014, ISBN 978-81-265-4231-4

## Web links and Video Lectures (e-Resources):

1. Communication Engineering <u>https://nptel.ac.in/courses/117102059</u>

# Activity Based Learning (Suggested Activities in Class)/ Practical Based learning

- 1. Assignments and test Knowledge level, Understand Level and Apply level
- 2. Experiential Learning by using free and open source software's SCILAB or OCTAVE or Python
#### VISVESVARAYATECHNOLOGICALUNIVERSITY,BELAGAVI B.E:Electronics & Communication Engineering NEP, OutcomeBasedEducation (OBE)and ChoiceBased CreditSystem(CBCS) (Effectivefromthe academicyear 2022–23)

#### VISemester

BasicVLSIDesign			
CourseCode	21EC654D	CIEMarks	50
TeachingHours/Week(L:T:P:S)	3:0:0:1	SEEMarks	50
TotalHoursofPedagogy	40	TotalMarks	100
Credits	3	ExamHours	3

#### **Courseobjectives**:

- ImpartknowledgeofMOStransistortheoryandCMOStechnologies
- Impartknowledgeonarchitecturalchoicesandperformance tradeoffsinvolvedindesigningandrealizingthecircuitsin CMOStechnology
- $\bullet \quad Cultivate the concepts of subsystem design processes\\$
- DemonstratetheconceptsofCMOStesting

#### Teaching-LearningProcess(GeneralInstructions)

Thesamplestrategies, which the teacher can use to accelerate the attainment of the various course out comes are listed in the following:

- 1. Lecturemethod(L)doesnotmeanonlythetraditionallecturemethod,butadifferenttypeofteachin gmethodmaybeadopted todevelop theoutcomes.
- 2. ShowVideo/animationfilmstoexplainthefunctioningofvarioustechniques.
- 3. Encouragecollaborative(Group)Learningintheclass
- 4. AskatleastthreeHOTS(HigherorderThinking)questionsintheclass,whichpromotescriticalthinking
- 5. Adopt Problem Based Learning (PBL), which fosters students' Analytical skills, develop thinkingskillssuchastheabilitytoevaluate,generalize,andanalyzeinformationratherthansimplyreca llit.
- 6. Showthedifferentwaystosolvethesameproblemandencouragethestudentstocomeupwiththeirow ncreative ways to solvethem.
- 7. Discusshoweveryconceptcanbeappliedtotherealworld-
- andwhenthat'spossible, it helps improve the students' understanding.
- $8. \ \ Incorporate programming examples given under Activity based learning.$

#### Module-1

Introduction:ABrief History,MOS Transistors, MOSTransistor Theory,IdealI-V Characteristics,Non-<br/>idealI-VEffects,DCTransferCharacteristics(1.1,1.3,2.1,2.2, 2.4,2.5ofTEXT2).Fabrication:nMOSFabrication,CMOSFabrication[P-wellprocess,N-<br/>wellprocess,Twintubprocess],BiCMOSTechnology(1.7,1.8,1.10of TEXT1).

Teaching-	Chalkandtalkmethod,YouTubevideos,Powerpointpresentation
LearningProcess	<b>RBTLevel:</b> L1,L2
	Module-2
MOSandBiCMOSCirc	uitDesignProcesses:MOSLayers,StickDiagrams,DesignRulesandLayout.
BasicCircuitConcept	:s:SheetResistance,AreaCapacitancesofLayers,StandardUnitofCapacitance,
SomeAreaCapacitanc	eCalculations,DelayUnit,InverterDelays,DrivingLargeCapacitiveLoads(3.1to3.
3,4.1,4.3to4.8ofTEXT	1).
Teaching-	Chalkandtalkmethod/Powerpointpresentation
LearningProcess	<b>RBTLevel:</b> L1,L2, L3

Module-3		
ScalingofMOSCircuit Subsystem Design P Processes,Illustratio Manchester Carry-cha (5.1,5.2, 7.1,7.2,8.2,8.2)	ts:ScalingModels&ScalingFactorsforDeviceParameters rocesses: Some General considerations, An illustration of Design n of the Design Processes: Regularity, Design of an ALU Subsystem, The ainandAdderEnhancementTechniques 3, 8.4.1,8.4.2 ofTEXT1).	
Teaching- LearningProcess	Chalkandtalkmethod,YouTubevideos,Powerpointpresentation <b>RBTLevel:</b> L1,L2, L3	
	Module-4	
SubsystemDesign:So ArchitecturalIssues,So ProgrammableLogicA (6.1to6.3,6.4.1,6.4.3,6 FPGABasedSystems architecture, Physical	ome witchLogic,Gate(restoring)Logic,ParityGenerators,Multiplexers, The .rray(PLA) .4.6 ofTEXT1). .Introduction,Basicconcepts,DigitaldesignandFPGAs,FPGAbasedSystemdesign,FPGA designfor FPGAs(1.1to1.4,3.2,4.8ofTEXT3).	
Teaching-	Chalkandtalkmethod,YouTubevideos,Powerpointpresentation	
LearningProcess	RBTLevel:L1,L2, L3	
	Module-5	
age/Memoryelement: <b>Testing and Veri</b> Principles,I 12.5,12.6ofTEXT2).	s(9.1,9.2ofTEXT1). <b>fication</b> : Introduction, Logic Verification, Logic Verification ManufacturingTestPrinciples,Designfortestability (12.1,12.1.1, 12.3,	
Teaching-	Chalkandtalkmethod/Powerpointpresentation	
LearningProcess	RBTLevel:L1,L2, L3	
Courseoutcome(Courset) Attheendofthecourseth 1. Demonstrateund 2. Drawthebasicgat 3. InterpretMemory 4. Demonstratekno 5. Interprettestinga 6. AnalyzeCMOSsul	rseSkillSet) nestudentwillbeableto: lerstandingofMOStransistortheory,CMOSfabricationflowandtechnologyscaling. sesusingthestickandlayoutdiagramswiththeknowledgeofphysicaldesignaspects. yelementsalongwithtimingconsiderations wledgeofFPGAbasedsystemdesign andtestabilityissuesinVLSIDesign bsystemsandarchitecturalissueswiththedesignconstraints.	
AssessmentDetails(b	othCIEandSEE)	
The weightage of Cor 50%.The minimum pa studentshall be deeme eachsubject/ course i endexamination (SEE) (ContinuousInternalEy ContinuousInternalEy ThreeUnitTestseachof 1. Firsttestattheo 2. Secondtestatth 3. Third test at th	atinuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is assing mark for the CIE is 40% of the maximum marks (20 marks out of 50). A ed to have satisfied the academic requirements and earned the credits allotted to f the student secures not less than 35% (18 Marks out of50) in the semester- ), and a minimum of 40% (40 marks out of 100) in the sum total of the CIE valuation)andSEE(Semester End Examination)taken together. valuation: 20Marks(duration01hour) endof5 <sup>th</sup> weekofthesemester heendofthe10 <sup>th</sup> weekofthesemester he end of the 15 <sup>th</sup> week of the	
semesterTwo assignm	entseachof <b>10 Marks</b>	

- 4. Firstassignmentattheendof4<sup>th</sup>week ofthesemester
- 5. Secondassignmentat theendof9<sup>th</sup>weekofthesemester

Group discussion/Seminar/quiz any one of three suitably planned to attain the COs and POs for **20Marks (duration01 hours)** 

 $6. \quad At the end of the 13^{th} we ekoft he semester$ 

The sum of three tests, two assignments, and quiz/seminar/group discussion will be out of 100 marks and will be scaled down to 50 marks

(tohavelessstressedCIE,theportionofthesyllabusshouldnotbecommon/repeatedforanyofthemethodsofth eCIE.Eachmethod ofCIEshouldhaveadifferentsyllabusportionof thecourse).

CIEmethods/questionpaperisdesignedtoattainthedifferentlevelsofBloom'staxonomyaspertheoutco me defined for thecourse.

#### SemesterEndExamination:

TheorySEEwillbeconductedbyUniversityasperthescheduledtimetable,withcommonquestionpapersforthes ubject(**duration 03 hours**)

- 1. Thequestionpaperwillhavetenquestions.Eachquestionissetfor20marks.
- 2. Therewillbe2questionsfromeachmodule.Eachofthetwoquestionsunderamodule(withamaximum of3sub-questions),**shouldhaveamixoftopics**underthat module.

The students have to answer 5 full questions, selecting one full question from each module.Marks scoredoutof100shallbe reducedproportionallyto50marks

## SuggestedLearningResources:

#### **TextBooks:**

- 1. "BasicVLSIDesign"- DouglasAPucknell&KamranEshraghian,PHI,3<sup>rd</sup>Edition.
- 2. "CMOSVLSIDesign-

 $\label{eq:action} A Circuits and Systems Perspective", Neil HEW este, David Harris, Ayan Banerjee, 3^{rd} Edition, Pearson Education.$ 

3. "FPGABasedSystemDesign", WayneWolf, PearsonEducation, 2004, TechnologyandEngineering. WeblinksandVideoLectures(e-Resources)

- webiinksanuvideoLectures(e-Resources)
  - https://nptel.ac.in/courses/117101058
     https://nptel.ac.in/courses/117106003
  - https://nptel.ac.in/courses/117106093
    https://youtu.be/9SnR3M3CIm4
  - https://youtu.be/95hR3M3Clm4
     https://nptel.ac.in/courses/108/107/108107129/
- ActivityBasedLearning(SuggestedActivitiesinClass)/PracticalBasedlearning

# Wherevernecessary Cadence/Synopsis/MentaGraphicstools must be used.

wherevernecessaryLadence/Synopsis/MentaGraphicstoolsmustbeused.

1.WriteVerilogCodeforthefollowingcircuitsandtheirTestBenchforverification,observethewaveform and synthesize the code with technological library with given Constraints\*. Do the initial timing verification with gatelevel simulation.

- i. Aninverter
- ii. ABuffer
- iii. TransmissionGate
- iv. Basic/universalgates
- v. Flipflop -RS,D, JK,MS, T
- vi. Serial&Paralleladder
- vii. 4-bitcounter[SynchronousandAsynchronouscounter]
- 2.Designanop-

ampwithgivenspecification\*usinggivendifferentialamplifierCommonsourceandCommonDrainamplifieri nlibrary\*\*and completingthedesignflowmentionedbelow:

- a. Drawtheschematicandverifythefollowing
  - i) DCAnalysis
  - ii) ACAnalysis
  - iii) TransientAnalysis
- b. DrawtheLayout andverifytheDRC,ERC
- c. CheckforLVS
- d. ExtractRCandbackannotatethesameandverifythe Design.

03.10.2022

VISVESVARAYA TECHNOLOGICAL UNIVERSITY, BELAGAVI B.E: Electronics and Communication Engineering NEP, Outcome Based Education (OBE) and Choice Based Credit System (CBCS) (Effective from the academic year 2022-2023)

**V** Semester

NOTE: This Laboratory can be conducted using Industry standard EDA tool like Cadence, Synopsis or any equilent VLSI tool.

	VLSI Design and Testing LAB		
Course Code	BECL606	CIE Marks	50
Teaching Hours/Week (L: T: P: S)	0:0:2:0	SEE Marks	50
Credits	1	Exam Hours	3
Commence al l'anti-			

## **Course objectives:**

This laboratory course enables students to

- Design, model, simulate and verify digital circuits.
- Perform ASIC design flow and understand the process of synthesis, synthesis constraints and evaluating the synthesis reports to obtain optimum gate level netlist.
- Perform RTL-GDSII flow and understand the ASIC Design flow.

Sl.No	Experiments
1	Design a 4-Bit Adder
	Write a Verilog description
	Verify the Functionality using Test-bench
	• Synthesize the design by setting proper constraints and generate the gate level netlist.
	From the report generated identify Critical path, Maximum delay, Total number of cells, Power requirement and Total area required
2	4-Bit Shift and add Multiplier
	Write Verilog Code
	Verify the Functionality using Test-bench
	• Synthesize the design by setting proper constraints and obtain the gate level netlist.
	From the report generated identify Critical path, Maximum delay, Total number of cells,
	Power requirement and Total area required
3	32-Bit ALU Supporting 4-Logical and 4-Arithmetic operations, using case and if statement for ALUBehavioral Modeling
	Write Verilog description
	Verify functionality using Test-bench
	• Synthesize the design targeting suitable library and by setting area and timing constraints
	Tabulate the Area, Power and Delay for the Synthesized netlist
	Identify Critical path
4	Flip-Flops (D,SR and JK)
	Write the Verilog description
	Verify the Functionality using Test-bench
	• Synthesize the design by setting proper constraints and obtain the gate level netlist.
	From the report gate level netlist identify Critical path, Maximum delay, Total number of cells, Power requirement and Total area required.
	• Verify the functionality using Gate level netlist and compare the results at RTL and gate level netlist.
5	Four bit Synchronous MOD-N counter with Asynchronous reset
	Write Verilog Code
	Verify functionality using Test-bench
	• Synthesize the design targeting suitable library and by setting area and timing constraints
	Tabulate the Area, Power and Delay for the Synthesized netlist
	Identify Critical path

	• Verify the functionality using Gate level netlist and compare the results at RTL and gate level netlist.
6	<ul> <li>a) Construct the schematic of CMOS inverter with load capacitance of 0.1pF and set the widths of inverter with Wn = Wp, Wn = 2Wp, Wn = Wp/2 and length at selected technology. Carry out the following:</li> </ul>
	<ul> <li>i. Set the input signal to a pulse with rise time, fall time of 1ns and pulse width of 10ns and the time period of 20ns and plot the input voltage and output voltage of designed inverter?</li> <li>ii. From the simulation result compute tpHL, tpLH and td for all three geometrical settings of width?</li> <li>iii. Tabulate the results of delay and find the best geometry for minimum delay for CMOS inverter.</li> </ul>
	<ul> <li>b) Draw layout of inverter with Wp/Wn = 40/20, use optimum layout methods. Verify for DRC and LVS, extract parasitic and perform post layout simulations, compare the results with pre layout simulations and compare the results.</li> </ul>
7	Capture the schematic of 2-input CMOS NOR gate having similar delay as that of CMOS inverter computed in experiment above. Verify the functionality of NOR gate and also find out the delay td for all four possible combinations of input vectors. Table the results. Increase the drive strength to 2X and 4X and tabulate the results.

8	Construct the schematic of the Boolean Expression
	Y = AB+CD+E using CMOS Logic. Verify the functionality of the expression find out the
	delay to for some combination of input vectors. Tabulate the results.
9	a) Construct the schematic of Common Source Amplifier with PMOS Current Mirror Load
	and find its transient response and AC response? Measure the Unit Gain Bandwidth (UGB),
	amplification factor by varying transistor geometries, study the impact of variation in width
	to UGB.
	h) Draw Laward of a number annual free use antimum laward methods. Varify for DBC
	b) Draw Layout of common source amplifier, use optimum layout methods. Verily for DRC
	a L v S, extract parasitic and perform post layout simulations, compare the results with pre-
10	a) Construct the schematic of two-stage operational amplifier and measure the following:
10	i. Unity gain Bandwidth ii. dB Bandwidth iii. Gain Margin and phase margin with and
	without coupling capacitance iv. Use the op-amp in the inverting and non-inverting
	configuration and verify its functionality. v. Study the UGB, 3dB bandwidth, gain and power
	requirement in op-amp by varying the stage wise transistor geometries and record the
	observations.
	b) Draw layout of two-stage operational amplifier with minimum transistor width set to 300 (in
	180/90/45 nm technology), choose appropriate transistor geometries as per the results obtained
	in part a. Use optimum layout methods. Verify for DRC and LVS, extract parasitic and perform
	post layout simulations, compare the results with pre-layout simulations and perform the
	comparative analysis.
	Demonstration Experiments ( For
	CIE )

11	UART
	Write Verilog description
	Verify the Functionality using Test-bench
	• Synthesize the design targeting suitable library and by setting area and timing constraints
	• Tabulate the Area, Power and Delay for the Synthesized netlist, Identify Critical path

12 Design and characterize 6T binary SRAM cell and measure the following:
Read Time, Write Time, SNM, Power
Draw Layout of 6T SRAM, use optimum layout methods. Verify for DRC & LVS, extract parasitic and perform post layout simulations, compare the results with pre-layout simulations. Record the observations.

# Course outcomes (Course Skill Set):

On the completion of this laboratory course, the students will be able to:

- 1. Design and simulate combinational and sequential digital circuits using Verilog HDL.
- 2. Understand the synthesis process of digital circuits using EDA tool.
- 3. Perform ASIC design flow and understand the process of synthesis, synthesis constraints and evaluating the synthesis reports to obtain optimum gate level netlist.
- 4. Design and simulate basic CMOS circuits like inverter, NOR gate and any Boolean expression .
- 5. Perform RTL\_GDSII flow and understand the stages in ASIC design.

# Assessment Details (both CIE and SEE)

The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 40% of the maximum marks (20 marks). A student shallbe deemed to have satisfied the academic requirements and earned the credits allotted to each course. The student has to secure not less than 35% (18 Marks out of 50) in the semester-end examination (SEE).

## **Continuous Internal Evaluation (CIE):**

CIE marks for the practical course is **50 Marks**.

The split-up of CIE marks for record/ journal and test are in the ratio 60:40.

- Each experiment to be evaluated for conduction with observation sheet and record write-up. Rubrics for the evaluation of the journal/write-up for hardware/software experiments designed by the faculty who is handling the laboratory session and is made known to students at the beginning of the practical session.
- Record should contain all the specified experiments in the syllabus and each experiment write-up willbe evaluated for 10 marks.
- Total marks scored by the students are scaled downed to 30 marks (60% of maximum marks).
- Weightage to be given for neatness and submission of record/write-up on time.
- Department shall conduct 02 tests for 100 marks, the first test shall be conducted after the 8<sup>th</sup> week of the semester and the second test shall be conducted after the 14<sup>th</sup> week of the semester.
- In each test, test write-up, conduction of experiment, acceptable result, and procedural knowledge will carry a weightage of 60% and the rest 40% for viva-voce.
- The suitable rubrics can be designed to evaluate each student's performance and learning ability. Rubrics suggested in Annexure-II of Regulation book
- The average of 02 tests is scaled down to **20 marks** (40% of the maximum marks).

The Sum of scaled-down marks scored in the report write-up/journal and average marks of two tests is the total CIE marks scored by the student.

## 03.10.2022

# Semester End Evaluation (SEE):

SEE marks for the practical course is 50 Marks.

SEE shall be conducted jointly by the two examiners of the same institute, examiners are appointed by the University

All laboratory experiments are to be included for practical examination.

(Rubrics) Breakup of marks and the instructions printed on the cover page of the answer script to be strictly adhered to by the examiners. **OR** based on the course requirement evaluation rubrics shall be

decided jointly by examiners.

Students can pick one question (experiment) from the questions lot prepared by the internal /external examiners jointly.

Evaluation of test write-up/ conduction procedure and result/viva will be conducted jointly by examiners.

General rubrics suggested for SEE are mentioned here, writeup-20%, Conduction procedure and result in -60%, Viva-voce 20% of maximum marks. SEE for practical shall be evaluated for 100 marks and scored marks shall be scaled down to 50 marks (however, based on course type, rubrics shall be decided by the examiners).

Change of experiment is allowed only once and 15% Marks allotted to the procedure part to be made zero.

The duration of SEE is 03 hours.

Rubrics suggested in Annexure-II of Regulation book

03.10.2022

# Templatefor Practical Course and if AEC is a practical Course Annexure-V

	FPGA Base	d System design Lab Using Verilog	Semester	VI
Course Code		BEC657A	CIE Marks	50
Teachin	ng Hours/Week (L:T:P: S)	0:0:2:0	SEE Marks	50
Credits	Credits 01 Exam Hours 3			
Examin	ation type (SEE)	Practical		
Course	objectives:			
This lab	poratory course enables students	to		
• Unde	erstand FPGA Design flow for VLS	SI Chip Design		
•Under	stand the concept of Design and	implementation of Advanced Digital System	Design	
• Lea	arning the Implementation of adv	anced digital circuits on FPGA boards	0	
	Verilog Program can be com	vile using any compiler. Verifying the funct	ionality using suitab	le
	simulator. Down load the pro	grams on FPGA boards and Verify the Fund	ctionality	
	• • • • • • • • • • • • • • • • • • •	<u> </u>	J	
1	Write a Verilog descript	ion for the following combinational	logic. Verify the	
	design using Verilog tes	t bench and perform the synthesis by	downloading th	e
	design on to FPGA devi	ce.		-
	a Structural modelling	f Full odder using two holf odders of	nd or Gata	
	b BCD to Excess-3 code co	nverter		
2	Write a Varilog descript	ion for the following Sequential Circ	Duits Varify the	
	design using Verilog test banch and perform the synthesis by downloading the			
	design on to EPGA device			
	a Mod N counter			
	a. Mod-N counter			
	b. Random sequence cou	inter		
3	Write a Verilog descript	ion for the following Sequential Circ	cuits, Verify the	
	design using Verilog tes	t bench and perform the synthesis by	downloading th	e
	design on to FPGA device.			
	a. SISO and PISO shift register			
	0. King counter			
4				
	Write a Verilog descript	ion for the following Digital Circuits	s, Verity the	
	functionality using Verile	og test bench and perform the synthe	sis by download	ing
	the design on to FPGA c	levice.		
	a.4-Bit Ripple Carry Adder			
	b. 4-Bit Linear Feedback shift	register		
		5		
5	Write a Verilog descript	ion for the following Digital Circuit	s, Verify the	
	functionality using Veri	log test bench and perform the synth	esis by download	ling
	the design on to FPGA d	levice.		
	a. 4-bitArray Multiplication			
	h 1 hit Pooth Multiplication			
	0. 4-on boom multiplication	l		

6	Write a Verilog description to design a clock divider circuit that generates 1/2,		
	1/3 <sup>rd</sup> and 1/4 <sup>th</sup> clock from a given input clock. Port the design to FPGA and validate		
	the functionality using output device.		
7	Interface a Stepper motor to FPGA andWrite a Verilog description to		
	controlStepper motor rotation.		
8	Interface a DAC to FPGA and Write a Verilog descriptionto generate Squre wave of		
	frequency F KHz. Modify the code to down sample the frequency to F/2 KHz.		
	Display the original and Down sampled signals by connecting them to an output		
	device.		
9	Write a Verilog description convert an analog input of a sensor to digital form and		
	to display the same on a suitable display like set of simple LEDs like 7-Segment		
	display digits.		
Cours	e outcomes:		
• Fai	miliarize with the EDA tool to write HDL programs to understand simulation and synthesis of		
digital design.			
• Des	Design, Simulation and Synthesis of Combinational circuits using EDA tool		
• Des	Design, Simulation and Synthesis of Sequential Circuits using EDA tool		
• Inte	Interfacing DAC to FPGA device to generate different waveforms using Verilog HDL.		

• Interfacing Stepper motor to FPGA device to count the number of rotations of a stepper motor.

.

## Assessment Details (both CIE and SEE)

The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 40% of the maximum marks (20 marks out of 50) and for the SEE minimum passing mark is 35% of the maximum marks (18 out of 50 marks). A student shall be deemed to have satisfied the academic requirements and earned the credits allotted to each subject/ course if the student secures a minimum of 40% (40 marks out of 100) in the sum total of the CIE (Continuous Internal Evaluation) and SEE (Semester End Examination) taken together.

## **Continuous Internal Evaluation (CIE):**

CIE marks for the practical course are **50 Marks**.

The split-up of CIE marks for record/ journal and test are in the ratio **60:40**.

- Each experiment is to be evaluated for conduction with an observation sheet and record write-up. Rubrics for the evaluation of the journal/write-up for hardware/software experiments are designed by the faculty who is handling the laboratory session and are made known to students at the beginning of the practical session.
- Record should contain all the specified experiments in the syllabus and each experiment write-up will be evaluated for 10 marks.
- Total marks scored by the students are scaled down to **30 marks** (60% of maximum marks).
- Weightage to be given for neatness and submission of record/write-up on time.
- Department shall conduct a test of 100 marks after the completion of all the experiments listed in the syllabus.
- In a test, test write-up, conduction of experiment, acceptable result, and procedural knowledge will carry a weightage of 60% and the rest 40% for viva-voce.
- The suitable rubrics can be designed to evaluate each student's performance and learning ability.
- The marks scored shall be scaled down to **20 marks** (40% of the maximum marks).

The Sum of scaled-down marks scored in the report write-up/journal and marks of a test is the total CIE marks scored by the student.

#### Semester End Evaluation (SEE):

- SEE marks for the practical course are 50 Marks.
- SEE shall be conducted jointly by the two examiners of the same institute, examiners are appointed by the Head of the Institute.
- The examination schedule and names of examiners are informed to the university before the conduction of the examination. These practical examinations are to be conducted between the schedule mentioned in the academic calendar of the University.
- All laboratory experiments are to be included for practical examination.
- (Rubrics) Breakup of marks and the instructions printed on the cover page of the answer script to be strictly adhered to by the examiners. **OR** based on the course requirement evaluation rubrics shall be decided jointly by examiners.
- Students can pick one question (experiment) from the questions lot prepared by the examiners jointly.
- Evaluation of test write-up/ conduction procedure and result/viva will be conducted jointly by examiners. General rubrics suggested for SEE are mentioned here, writeup-20%, Conduction procedure and result in -60%, Viva-voce 20% of maximum marks. SEE for practical shall be evaluated for 100 marks and scored marks shall be scaled down to 50 marks (however, based on course type, rubrics shall be decided by the examiners)

Change of experiment is allowed only once and 15% of Marks allotted to the procedure part are to be made zero.

The minimum duration of SEE is 02 hours

#### Suggested Learning Resources:

1) SamirPalnitkar, "Verilog HDL : A guide to digital design and synthesis", Pearson Education, II Edition.

2) Donald E Thomas, Philip R Moorby, "The Verilog hardware description Language", Springer Science Business Media , LLC, 5th Edition

3) Michael D. Ciletti, "Advanced digital design with the Verilog HDL", Pearson (PHI), II Edition

4) Padmanabhan, Tripura Sunadri, "Design through Verilog HDL", Wiley, 2016.

5) Verilog HDL user manual

System Modelling using SimulinkSemester5			5	
Course Code BEC657B CIE Marks			50	
Teachi	Teaching Hours/Week (L:T:P: S)0:0:2:0SEE Marks5			50
Credits		01	Total SEE+CIE	100
	Exam Hours 2 Hou			
Examin	nation type (SEE)	Practical		
Course	e objectives:			
• 0	nderstand the basics of MATLAB	Simulink used for engineering applications		
• 51	mulation of the trigonometric fun	ictions and display of signals.		
• 11	mplementations of analog and dig	ital systems using Simulink.		
• 11	mulation of the analog and digital	lig Simulink and display the output.		
• 51	inulation of the analog and digital	communication systems using simulink.		
SLNO		Experiments		
1	a) Generate the following signal	s using Simulink and display these signals on	a single scope with	separate
	inputs.	0 10 0	0	1
	i) sinusoidal signal, ii)square si	gnal, iii) sawtooth signal, and iv) random sign	al	
	b) Perform the following operat	ions using simulink and display the output.		
	d(sin2t)			
	i) $y(t) = \sin 2t$ , ii) $y(t) = \frac{u(\sin 2t)}{dt}$ , iii) $y(t) = \int \sin 2t$			
2	Solve the second order different	tial equations shown below using Simulink an	d display the output	t.
	i) $\frac{d^2y}{dt^2} + 2\frac{dy}{dt} + 5y = 1$			
	$d^2 y dy$			
	ii) $\frac{d^2y}{dt^2} + 3\frac{dy}{dt} + 4y = 5c$	cos2t		
3	Design and realize the second of	rder low pass and high pass RC filters using Si	mulink.	
4	Design a BCD adder and use Sim	ulink to simulate and verify its operation.		
5	Design and Simulate the followi	ng using Simulink and verify its operation.		
	a) 2 hit Un / Down Countar h	) 4 hit Ding Country		
	a) 3-bit op / Down Counter, b	J 4-bit King Counter		
6	Design and simulate the 4x1 Mu	ultiployor and 1v4 Domultiployor using Simuli		
0		intiplexer and 1x4 Demutiplexer using Simuli	IK	
7	Find the step response of the fol	llowing system functions given below using S	mulink	
,	The the step response of the for	nowing system functions given below, using o	inturnit.	
	i) Continuous transfe	r function H(s) = $\frac{5(s+2)}{2}$		
	,	$s(2s^2+4s+3)$		
	ii) Discrete transfer fu	$\operatorname{inction} H(z) = \frac{z^2 - 1.2z + 1}{z^3 - 1.3z^2 + z - 0.2}$		
		2 102 12 012		
8	Realize the FIR filter given by th	e impulse response h(n) = {0.08, 0.21,0.54, 0.	36, 1, 0.86, 0.54, 0.2	1 0.08)
	using Simulink. Obtain the frequ	iency response characteristics.		

9	Simulate the Amplitude Modulation and Demodulation using Simulink. Display the output signal and its
	spectrum.
10	Simulate the modulation & demodulation of a random binary data stream using QPSK using Simulink.

Display the output signal and its spectrum.

## Course outcomes (Course Skill Set):

At the end of the course the student will be able to:

- Create Simulink models to perform analog and digital computations.
- Implement the Combinational Digital circuits and Sequential Digital Circuit models using Simulink.
- Implement analog and digital systems using the transfer functions in s-domain and z-domain respectively.
- Demonstration of analog and digital communication modulation and demodulation using Simulink.

#### Assessment Details (both CIE and SEE)

The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 40% of the maximum marks (20 marks out of 50) and for the SEE minimum passing mark is 35% of the maximum marks (18 out of 50 marks). A student shall be deemed to have satisfied the academic requirements and earned the credits allotted to each subject/ course if the student secures a minimum of 40% (40 marks out of 100) in the sum total of the CIE (Continuous Internal Evaluation) and SEE (Semester End Examination) taken together.

#### **Continuous Internal Evaluation (CIE):**

CIE marks for the practical course are **50 Marks**.

The split-up of CIE marks for record/ journal and test are in the ratio **60:40**.

- Each experiment is to be evaluated for conduction with an observation sheet and record write-up. Rubrics for the evaluation of the journal/write-up for hardware/software experiments are designed by the faculty who is handling the laboratory session and are made known to students at the beginning of the practical session.
- Record should contain all the specified experiments in the syllabus and each experiment write-up will be evaluated for 10 marks.
- Total marks scored by the students are scaled down to **30 marks** (60% of maximum marks).
- Weightage to be given for neatness and submission of record/write-up on time.
- Department shall conduct a test of 100 marks after the completion of all the experiments listed in the syllabus.
- In a test, test write-up, conduction of experiment, acceptable result, and procedural knowledge will carry a weightage of 60% and the rest 40% for viva-voce.
- The suitable rubrics can be designed to evaluate each student's performance and learning ability.
- The marks scored shall be scaled down to **20 marks** (40% of the maximum marks).

The Sum of scaled-down marks scored in the report write-up/journal and marks of a test is the total CIE marks scored by the student.

#### Semester End Evaluation (SEE):

- SEE marks for the practical course are 50 Marks.
- SEE shall be conducted by the two examiners. One from the same institute as an internal examiner and another from a different institute as an external examiner, appointed by the university.
- The examination schedule and names of examiners are informed to the university before the conduction of the examination. These practical examinations are to be conducted between the schedule mentioned in the academic calendar of the University.
- All laboratory experiments are to be included for practical examination.
- (Rubrics) Breakup of marks and the instructions printed on the cover page of the answer script to be

strictly adhered to by the examiners. **OR** based on the course requirement evaluation rubrics shall be decided jointly by examiners.

• Students can pick one question (experiment) from the questions lot prepared by the examiners jointly.

• Evaluation of test write-up/ conduction procedure and result/viva will be conducted jointly by examiners. General rubrics suggested for SEE are mentioned here, writeup-20%, Conduction procedure and result in -60%, Viva-voce 20% of maximum marks. SEE for practical shall be evaluated for 100 marks and scored marks shall be scaled down to 50 marks (however, based on course type, rubrics shall be decided by the examiners) Change of experiment is allowed only once and 15% of Marks allotted to the procedure part are to be made zero.

The minimum duration of SEE is 02 hours

#### Suggested Learning Resources:

- 1. Steven T. Karris, "Introduction to Simulink® with Engineering Applications", Orchard Publications, 2011, ISBN : 978-1934404218
- 2. Devendra K. Chaturvedi, "Modeling and Simulation of Systems Using MATLAB and Simulink", CRC Press Taylor & Francis Group, 2010, ISBN 9780815351382

IoT (Internet of Things) Lab Semester						
Course	Code	BEC657C	CIE Marks	50		
Teachin	g Hours/Week (L:T:P: S)	0:0:2:0	SEE Marks	50		
Credits		01	Exam Hours	3		
Examina	ation type (SEE)	Practical				
Course	Objectives:					
This co	ourse will enable students to					
• To	impart necessary and practi	cal knowledge of components of the In	ternet of Things			
• To	develop skills required to b	uild real-life IoT-based projects				
Sl.No.		Experiments				
1(i)	To interface LED/Buzzer	with Arduino /Raspberry Pi and write a	program to 'turn (	ON' LED		
	for 1 sec after every 2 seco	nds.	1 0			
1(ii)	To interface the Push butt	on/Digital sensor (IR/LDR) with Ardu	ino /Raspberry Pi	and write		
	a program to 'turn ON' LE	D when a push button is pressed or at s	ensor detection.			
2 (i)	To interface the DHT11	sensor with Arduino /Raspberry Pi ar	nd write a program	1 to print		
	temperature and humidity n	eadings.				
2(ii)	To interface OLED with A	Arduino /Raspberry Pi and write a prog	gram to print its ter	nperature		
	and humidity readings.					
3	3 To interface the motor using a relay with Arduino /Raspberry Pi and write a program to 'turn					
	ON' the motor when a push	n button is pressed.				
4(i)	Write an Arduino/Raspber	ry Pi program to interface the Soil Moi	sture Sensor.			
4(ii)	) Write an Arduino/Raspberry Pi program to interface the LDR/Photo Sensor.					
5	Write a program to interfac	e an Ultrasonic Sensor with Arduino /I	Raspberry Pi.			
6	Write a program on Ar	duino/Raspberry Pi to upload tempo	erature and humic	dity data		
	to <u>thingspeak</u> cloud.					
7	Write a program on Arc	luino/Raspberry Pi to retrieve tempe	erature and humic	dity data		
	from _thingspeak _cloud.					
8	Write a program to interfac	e LED using Telegram App.				
9	Write a program on Arduin	o/Raspberry Pi to publish temperature	data to the MQTT	broker.		
10	Write a program to create	a UDP server on Arduino/Raspberry Pi	and respond with	humidity		
	data to the UDP client whe	n requested.				
11	Write a program to create	a TCP server on Arduino /Raspberry P	i and respond with	humidity		
	data to the TCP client when	n requested.				
12	Write a program on Ardui	no / Raspberry Pi to subscribe to the M	QTT broker for ten	nperature		
	data and print it.					
Course	outcomes (Course Skill Set):	he able to				
At the e	Fynlain the Internet of Thir	us and its hardware and software com	onents			
	Interface I/O devices consc	$x_{5}$ and its hardware and software compares $x_{5}$ communication modules	/onento.			
•	Pamotaly monitor data and	control devices				
•	Remotely monitor data and control devices.					

• Develop real-life IoT-based projects.

## Assessment Details (both CIE and SEE)

The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 40% of the maximum marks (20 marks out of 50) and for the SEE minimum passing mark is 35% of the maximum marks (18 out of 50 marks). A student shall be deemed to have satisfied the academic requirements and earned the credits allotted to each subject/ course if the student secures a minimum of 40% (40 marks out of 100) in the sum total of the CIE (Continuous Internal Evaluation) and SEE (Semester End Examination) taken together.

## **Continuous Internal Evaluation (CIE):**

CIE marks for the practical course are **50 Marks**.

The split-up of CIE marks for record/ journal and test are in the ratio **60:40**.

- Each experiment will be evaluated for conduction with an observation sheet and record write-up. Rubrics for the evaluation of the journal/write-up for hardware/software experiments are designed by the faculty who is handling the laboratory session and are made known to students at the beginning of the practical session.
- The record should contain all the specified experiments in the syllabus and each experiment write-up will be evaluated for 10 marks.
- The total marks scored by the students are scaled down to **30 marks** (60% of maximum marks).
- Weightage is to be given for neatness and submission of record/write-up on time.
- The department shall conduct a test of 100 marks after the completion of all the experiments listed in the syllabus.
- In a test, test write-up, conduction of experiment, acceptable result, and procedural knowledge will carry a weightage of 60% and the rest 40% for viva-voce.
- The suitable rubrics can be designed to evaluate each student's performance and learning ability.
- The marks scored shall be scaled down to **20 marks** (40% of the maximum marks).

The Sum of scaled-down marks scored in the report write-up/journal and marks of a test is the total CIE marks scored by the student.

## Semester End Evaluation (SEE):

- SEE marks for the practical course are 50 Marks.
- SEE shall be conducted jointly by the two examiners of the same institute, examiners are appointed by the Head of the Institute.
- The examination schedule and names of examiners are informed to the university before the conduction of the examination. These practical examinations are to be conducted within the schedule mentioned in the university's academic calendar.
- All laboratory experiments are to be included for practical examination.
- (Rubrics) Breakup of marks and the instructions printed on the cover page of the answer script to be strictly adhered to by the examiners. **OR** based on the course requirement evaluation rubrics shall be decided jointly by examiners.
- Students can pick one question (experiment) from the questions lot prepared by the examiners jointly.

• Evaluation of test write-up/ conduction procedure and result/viva will be conducted jointly by examiners. General rubrics suggested for SEE are mentioned here, writeup-20%, Conduction procedure and result in -60%, Viva-voce 20% of maximum marks. SEE for practical shall be evaluated for 100 marks and scored marks shall be scaled down to 50 marks (however, based on course type, rubrics shall be decided by the examiners) Change of experiment is allowed only once and 15% of Marks allotted to the procedure part are to be made zero.

#### The minimum duration of SEE is 02 hours

#### Suggested Learning Resources:

- Vijay Madisetti, Arshdeep Bahga, Internet of Things. "A Hands-on Approach", University Press
- Dr. SRN Reddy, Rachit Thukral, and Manasi Mishra, "Introduction to Internet of Things: A Practical Approach", ETI Labs
- Pethuru Raj and Anupama C Raman, "The Internet of Things: Enabling Technologies, Platforms, and Use Cases", CRC Press
- Jeeva Jose, "Internet of Things", Khanna Publishing House, Delhi
- Adrian McEwen, "Designing the Internet of Things", Wiley
- Raj Kamal, "Internet of Things: Architecture and Design", McGraw Hill

Python Programming for Machine Learning Applications Semes				6		
Course Code		BEC657D	CIE Marks	50		
Teachin	g Hours/Week (L:T:P: S)	0:0:2:0	SEE Marks	50		
Credits		01	Exam Hours	3		
Examina	ation type (SEE)	Practical				
Course	Objectives:					
This co	urse will enable students to					
• To	impart necessary and practic	cal knowledge Machine Learning Algorith	ıms			
• To	develop skills required to be	uild real-life ML Algorithm projects.				
Sl.No.		Experiments				
1	Solve the Tic-Tac-Toe pro	blem using the Depth First Search techniq	ue.			
2	Show that the 8-puzzle s	tates are divided into two disjoint sets	, such that any	state is		
	reachable from any other s	tate in the same set, while no state is rea	chable from any	state in		
	the other set.		•			
3	To represent and evaluate	different scenarios using predicate logic a	nd knowledge ru	les.		
	1		U			
4	To apply the Find-S and	Candidate Elimination algorithms to a co	oncept learning	task and		
	compare their inductive bia	ses and outputs.	-			
5	To construct a decision tre	e using the ID3 algorithm on a simple clas	sification datase	et		
6	To assess how the ID3 algorithm performs on datasets with varving characteristics and					
	complexity, examining ove	rfitting, underfitting, and decision tree dep	oth.			
7	To examine different type	es of machine learning approaches (Su	pervised, Unsu	pervised,		
	Semi-supervised, and Rein	forcement Learning) by setting up a bas	ic classification	problem		
	and exploring how each typ	e applies differently		1		
8	To understand how Find	-S and Candidate Elimination algorith	ms search thro	ough the		
	hypothesis space in conce	pt learning tasks, and to observe the r	ole of inductive	bias in		
	shaping the learned concept	r				
9	To go through all stages of	a real-life machine learning project from	data collection	to model		
	fine-funing using a regress	ion dataset like the "California Housing P	rices."			
10	To perform binary and mu	lticlass classification on the MNIST data	set analyze perf	ormance		
	metrics and perform error	analysis	set, analyze peri			
11	Demo experiments					
11	2 ento caper miento					
12	Demo experiments					
12	Denio experiments					

## Course outcomes (Course Skill Set):

At the end of the course, the student will be able to:

- Apply machine learning algorithms to real life problems.
- Able to make use of different machine learning approaches.

## Assessment Details (both CIE and SEE)

The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 40% of the maximum marks (20 marks out of 50) and for the SEE minimum passing mark is 35% of the maximum marks (18 out of 50 marks). A student shall be deemed to have satisfied the academic requirements and earned the credits allotted to each subject/ course if the student secures a minimum of 40% (40 marks out of 100) in the sum total of the CIE (Continuous Internal Evaluation) and SEE (Semester End Examination) taken together.

## **Continuous Internal Evaluation (CIE):**

CIE marks for the practical course are **50 Marks**.

The split-up of CIE marks for record/ journal and test are in the ratio **60:40**.

- Each experiment will be evaluated for conduction with an observation sheet and record write-up. Rubrics for the evaluation of the journal/write-up for hardware/software experiments are designed by the faculty who is handling the laboratory session and are made known to students at the beginning of the practical session.
- The record should contain all the specified experiments in the syllabus and each experiment write-up will be evaluated for 10 marks.
- The total marks scored by the students are scaled down to **30 marks** (60% of maximum marks).
- Weightage is to be given for neatness and submission of record/write-up on time.
- The department shall conduct a test of 100 marks after the completion of all the experiments listed in the syllabus.
- In a test, test write-up, conduction of experiment, acceptable result, and procedural knowledge will carry a weightage of 60% and the rest 40% for viva-voce.
- The suitable rubrics can be designed to evaluate each student's performance and learning ability.
- The marks scored shall be scaled down to **20 marks** (40% of the maximum marks).

The Sum of scaled-down marks scored in the report write-up/journal and marks of a test is the total CIE marks scored by the student.

## Semester End Evaluation (SEE):

- SEE marks for the practical course are 50 Marks.
- SEE shall be conducted jointly by the two examiners of the same institute, examiners are appointed by the Head of the Institute.
- The examination schedule and names of examiners are informed to the university before the conduction of the examination. These practical examinations are to be conducted within the schedule mentioned in the university's academic calendar.
- All laboratory experiments are to be included for practical examination.
- (Rubrics) Breakup of marks and the instructions printed on the cover page of the answer script to be strictly adhered to by the examiners. **OR** based on the course requirement evaluation rubrics shall be decided jointly by examiners.
- Students can pick one question (experiment) from the questions lot prepared by the examiners jointly.

• Evaluation of test write-up/ conduction procedure and result/viva will be conducted jointly by examiners. General rubrics suggested for SEE are mentioned here, writeup-20%, Conduction procedure and result in -60%,

Viva-voce 20% of maximum marks. SEE for practical shall be evaluated for 100 marks and scored marks shall be scaled down to 50 marks (however, based on course type, rubrics shall be decided by the examiners) Change of experiment is allowed only once and 15% of Marks allotted to the procedure part are to be made zero.

The minimum duration of SEE is 02 hours

## Suggested Learning Resources:

# **Text Book:**

1. Stuart J. Russell and Peter Norvig, Artificial Intelligence, 3rd Edition, Pearson, 2015

2. Elaine Rich, Kevin Knight, Artificial Intelligence, 3rd Edition, Tata McGraw Hill, 2013.

3. Tom M. Mitchell, Machine Learning, McGraw-Hill Education, 2013

4. AurelienGeron, Hands-on Machine Learning with Scikit-Learn & Tensor Flow, O'Reilly, Shroff Publishers and Distributors Pvt. Ltd 2019.

# VISVESVARAYATECHNOLOGICALUNIVERSITY, BELAGAVI B.E.inElectronicsandCommunicationEngineeringSchemeof

TeachingandExaminations2022

OutcomeBasedEducation(OBE)andChoiceBasedCreditSystem(CBCS)

(Effectivefromtheacademic year2023-24)

VIISEMESTER(SwappableVIIandVIIISEMESTER)

	•						Teaching	Hours/Week			Exam	ination		
SI. No	Cc and od	urse dCourseC e	CourseTitle	eachingDepart ment (TD)and QuestionPaper ettingBoard(P	SB)	Theory Lecture	Tutorial	Practical/ Drawing	SDA	Duration inhours	CIEMarks	SEEMarks	Total Marks	Credits
				т о <sub>s</sub>		L	т	Р	S				- F	
1	IPCC	BEC701	MicrowaveEngineeringandAntennaTheory			3	0	2		03	50	50	100	4
2	IPCC	BEC702	ComputerNetworksandProtocols			3	0	2		03	50	50	100	4
3	PCC	BEC703	WirelessCommunicationSystems			4	0	0		03	50	50	100	4
4	PEC	BEC714x	Professional Elective Course			3	0	0		03	50	50	100	3
5	OEC	BEC755x	OpenElectiveCourse			3	0	0		01	50	50	100	3
6	PROJ	BEC786	MajorProjectPhase-II			0	0	12		03	100	100	200	6
											350	350	700	24
			Pro	ofessionalEle	ctiveCour	se								
BEC71	4A	ApplicationSpe	cificIntegratedCircuit		BEC7140	C	AutomativeElectronics							
BEC71	4B	Computer and	Network Security.		BEC714	D	RadarC	Communica	tion					
				OpenElective	eCourse									
BEC75	5A	E-wasteManag	ement		BTE7550	5	EmbeddedSystemApplications							
BEC75	5B	AutomativeEng	gineering	-	BEC755I	D	Sensor	sandActuat	ors					
PCC:	Professio	nalCoreCourse	e, <b>PCCL</b> : Professional Core Course laboratory, <b>PEC</b> : F	Professional	Elective	Course, <b>C</b>	DEC:Ope	enElectiv	eCourseF	PR:Projec	tWork, <b>L:</b> I	Lecture, <b>T</b> :	Tutorial, <b>F</b>	<b>&gt;</b> :
Pract	ical <b>S= SD</b>	A:Skill Develo	pmentActivity, CIE:Continuous InternalEvaluation	on, <b>SEE</b> :Sem	esterEnd	l Evaluat	tion. <b>TD</b>	-Teaching	g Departr	ment, <b>PSE</b>	:PaperSe	etting		
depa	rtment, <b>O</b>	EC:OpenElect	iveCourse, PEC: Professional ElectiveCourse. PRO.	J:Projectwo	ŕk									
Note	:VIIandVI	llsemesters o	fIVyearsofthe program											
(1) InstitutionscanswaptheVIIandVIIISemesterSchemesofTeachingandExaminationstoaccommodateresearchinternships/industryinternshipsaftertheVIsemester.														
(2) Ci	reditsear	nedforthecou	rses of VII and VIII Semester Scheme of Teaching and	Examinatio	nsshallbe	ecounte	dagains	stthecorr	espondin	igsemest	erswheth	ertheVII		
orVII	orVIIIsemestersiscompletedduring the beginning of the IV vear of IV vears of the program.													

**Professional Elective Courses (PEC):** A professional elective (PEC) course is intended to enhance the depth and breadth of educational experience in the Engineering andTechnology curriculum. Multidisciplinary courses that are added supplement the latest trend and advanced technology in the selected stream of engineering. Eachgroupwillprovideanoptiontoselectonecourse.Theminimumnumberofstudents'strengthsforofferingprofessionalelectivesis10.However,thisconditionalshall notbeapplicableto caseswheretheadmissionto theprogramislessthan10.

#### **OpenElectiveCourses:**

Students belonging to a particular stream of Engineering and Technology are not entitled to the open electives offered by their parent Department. However, they canopt for an elective offered by other Departments, provided they satisfy the prerequisite condition if any. Registration to open electives shall be documented under theguidanceof the ProgramCoordinator/Advisor/Mentor. The minimum numbers of students' strength for offering Open Elective Course is 10. However, this conditionshallnot be applicabletoclass where the admissiontothe programis lessthan10.

#### PROJECTWORK(21XXP75): The objective of the Project work is

- (i) Toencourageindependentlearningandtheinnovativeattitudeofthestudents.
- (ii) Todevelopinteractiveattitude, communicationskills, organization, timemanagement, and presentationskills.
- (iii) Toimpartflexibilityandadaptability.
- (iv) Toinspireteamworking.
- (v) Toexpandintellectualcapacity, credibility, judgmentand intuition.
- (vi) Toadheretopunctuality, setting and meeting deadlines.
- (vii) Toinstallresponsibilitiestooneselfandothers.
- (viii) Totrainstudentstopresentthetopicof projectwork in a seminar without any fear, face the audience confidently, enhance communications kills, involve in group discussion to present and exchange ideas.

## CIEprocedureforProjectWork:

(1) Single discipline: The CIE marks shall be awarded by a committee consisting of the Head of the concerned Department and two senior faculty members of the Department, one of whom shall be the Guide.

The CIE marks awarded for the project work, shall be based on the evaluation of the project work Report, project presentation skill, and question and answer session intheratio50:25:25.Themarks awardedfortheprojectreportshall bethesamefor allthe batchmates.

(2) Interdisciplinary: Continuous Internal Evaluation shall be group-wise at the college level with the participation of all guides of the college. Participation of externalguide/s, if any, is desirable. The CIE marks awarded for the project work, shall be based on the evaluation of project work Report, project presentation skill, and questionandanswer sessionintheratio50:25:25.Themarks awarded for the project report shallbe the sameforallthe batchmates.

**SEEprocedureforProjectWork:**SEEforprojectwork willbeconductedbythetwoexaminersappointedbytheUniversity.TheSEEmarksawardedfortheprojectwork

shallbebasedontheevaluation of projectwork Report, project presentations kill, and question and answersession in the ratio 50:25:25.

	VISVESVARAYATECHNOLOGICALUNIVERSITY,BELAGAVI															
	B.E.inElectronicandCommunicationEngineeringSchemeof															
	TeachingandExaminations2022															
			OutcomeBasedEducatior	n(OBE)andC	ChoiceB	asedCre	editSys	tem(CB(	CS)							
			(Effectivefre	omtheacad	emic ye	ar2023	-24)									
VIIISEN	/IESTER(Sw	appableVIIandVIII	SEMESTER)	T			Taabiaal		_	1	<b>F</b>			1		
				ᄩᇴᇾᅀ			Teaching	Hours/week			Exam	ination				
SI. No	Co and ode	urse ICourseC e	CourseTitle	TeachingDepa ment (TD)and QuestionPape SettingBoard( SB)		sachingDep ment (TD)an luestionPapu ettingBoard SB)		Theory Lecture	Tutorial	Practical/ Drawing	SDA	Duration inhours	CIEMarks	SEEMarks	<b>FotalMarks</b>	Credits
						L	Т	Р	s				F			
1	PEC	BEC801x	ProfessionalElective (OnlineCourses)			3	0	0		03	50	50	100	3		
2	OEC	BEC802x	OpenElective(OnlineCourses)			3	0	0		01	50	50	100	3		
3	INT	BEC803	Internship(Industry/Research)(14-20weeks)			0	0	12		03	100	100	200	10		
											200	200	400	16		
	ProfessionalElectiveCourse(Onlinecourses)															
BEC80	1A	BOSRecomme	ndedCourse		BEC801	2	BOSRe	commende	edCourse							
BEC80	IB	BOSRecommer	IdeaCourse OpenF	lectiveCourses	OnlineCo	urses)	BOSKe	commende	eacourse							
BEC80	2A	BOSRecommer	ndedCourse		BEC802	C	BOSRe	commende	edCourse							
BEC80	2B	BOSRecommer	ndedCourse		BEC802	D	BOSRe	commende	edCourse							
L:Lect	ure <b>,T</b> :Tu	torial, <b>P</b> :Practi	cal <b>S=SDA</b> :Skill DevelopmentActivity, <b>CIE</b> :Contine	uousInternal	l Evaluat	ion,SEE:	:Semes	terEnd Ev	aluation	. <b>TD-</b> Teac	hing Dep	artment, <b>P</b>	SB:			
Рареі	PaperSettingdepartment, <b>OEC</b> : OpenElectiveCourse, <b>PEC</b> : Professional ElectiveCourse. <b>PROJ</b> : Projectwork, <b>INT</b> : Industry Internship/Research Internship/Rural Internship															
Note	VII and V	/III semesters	s of IV years of the													
progr	amSwap	ping Facility														
• Ir	<ul> <li>Institutions can swap VII and VIII Semester Scheme of Teaching and Examinations to accommodate research internships/ industry internships/Rural Internship</li> </ul>															
a	aftertheVIsemester.															
• C	CreditsearnedforthecoursesofVIIandVIIISemesterSchemeofTeachingandExaminationsshallbecountedagainstthecorrespondingsemesterswhetherVIIorVIIIsemester															

 $is completed during the beginning of {\sf IV} year or later part of {\sf IV} year of the program.$ 

#### **Elucidation:**

At the beginning of IV years of the program i.e., after VI semester, VII semester classwork and VIII semester **Research Internship /Industrial Internship / Rural Internship**shall be permitted to be operated simultaneously by the University so that students have ample opportunity for an internship. In other words, a good percentage of the classshall attendVIIsemester classwork and a similar percentage of othersshall attendVIIsemester classwork and as initar percentage of the classshall attendVIIsemester classwork and a similar percentage of the class class of the class

StudyCentreestablished in the parent institute and/or at reputedresearchorganizations/institutes.

The mandatory Research internship /Industry internship / Rural Internshipis for 14 to 20 weeks. The internship shall be considered as a head of passing and shall beconsidered for the award of a degree. Those, who do not take up/complete the internship shall be declared to fail and shall have to complete it during the subsequentUniversityexaminationafter satisfying the internship requirements.

**Research internship:** A research internship is intended tooffer the flavor of current research going on in theresearch field. It helps students getfamiliarized with thefieldandimpartstheskill requiredforcarryingout research.

**Industry internship:**Is an extended periodofworkexperienceundertakenbystudents tosupplementtheirdegreeforprofessional development. It also helpsthem learn to overcome unexpected obstacles and successfully navigate organizations, perspectives, and cultures. Dealing with contingencies helps students recognize, appreciate, and adapt toorganizational realities bytemperingtheirknowledgewith practical constraints.

**Rural Internship:**Rural development internship is an initiative of Unnat Bharat Abhiyan Cell, RGIT in association with AICTE to involve students of all departmentsstudying indifferent academic years for exploring various opport unities intechno-social fields, to connect and work with Rural India for their upliftment.

The faculty coordinator or mentor has to monitor the student's internship progress and interact with them to guide for the successful completion of the internship. The students are permitted to carry out the internship anywhere in India or abroad. University shall not be a range as permitted to carry out the internship.

With the consent of the internal guide and Principal of the Institution, students shall be allowed to carry out the internship at the inhometown (with inoroutside the state or abroad), provided favorable facilities are available for the internship and the student remains regularly in contact with the internal guide. University shall not be a reasonable for the internship by students. However, students can receive any financial assistance extended by the organization.

Professional Elective/OpenElectiveCourse: These are ONLINE courses suggested by the respectiveBoard of Studies. Details of these courses shall be made available for students on the VTU we board of Studies. Details of the second studies are on the VTU we board of Studies. Details of the second studies are on the VTU we board of Studies. Details of the second studies are on the VTU we board of Studies. Details of the second studies are on the VTU we board of Studies. Details of the second studies are on the VTU we board of Studies. Details of the second studies are on the VTU we board of Studies. Details of the second studies are on the VTU we board of Studies. Details of the second studies are on the VTU we board of Studies. Details of the second studies are on the VTU we board of Studies. Details of the second studies are on the VTU we board of Studies. Details of the second studies are on the VTU we board of Studies. Details of the second studies are on the VTU we board of Studies. Details of the second studies are on the VTU we board of Studies. Details of the second studies are on the VTU we board of Studies. Details of the second studies are on the VTU we board of Studies. Details of the second studies are on the VTU we board of Studies. Details of the second studies are on the VTU we board of Studies. Details of the second studies are on the VTU we board of Studies. Details of the second studies are on the VTU we board of Studies. Details of the second studies are on the VTU we board of Studies. Details of the second studies are on the VTU we board of Studies. Details of the second studies are on the VTU we board of Studies. Details of the second studies are on the VTU we board of Studies. Details of the second studies are on the VTU we board of Studies. Details of the second studies are on the VTU we board of Studies. Details of the second studies are on the VTU we board of Studies. Details of the second studies are on the VTU we board of Studies. Details of Studies are on the VTU we board of Studies. Det

VISVESVARAYATECHNOLOGICALUNIVERSITY.BELAGAVI B.E. in the title of the programSchemeofTeachingandExaminatio ns2022 OutcomeBasedEducation(OBE)andChoiceBasedCreditSystem(CBCS) (Effectivefromtheacademic year2023-24) VISEMESTER TeachingHours/Week Examination TeachingDepart ment (TD)and QuestionPaper SettingBoard(P SB) Practical/ Drawing Theory Lecture Tutorial Duration inhours **FotalMarks** Credits SEEMarks SI. CIEMarks Course SDA CourseTitle No andCourseC ode т P S Т IPCC BXX601 EmbeddedSystemDesign 3 0 2 03 50 50 100 4 1 03 50 50 2 PCC BXX602 MicrowaveandAntennaTheory 4 0 0 100 4 3 PFC BXX613x ProfessionalElectiveCourse 3 0 0 03 50 50 100 3 4 3 0 0 03 50 50 100 3 OEC BXX654x OpenElectiveCourse 5 0 0 2 03 50 50 100 1 PCCL BXXL606 Labcomponent IfthecourseisofferedasaTheory 1 0 0 AbilityEnhancementCourse/SkillDevelopmentC AEC/SDC BXX657x 01 50 50 100 6 1 If course is offered as a practical ourseV 0 0 2 NSScoordinator BNSK658 NationalServiceScheme(NSS) PhysicalEducation PhysicalEducation(PE)(SportsandAthletics) 7 MC **BPEK658** 0 0 2 100 100 0 ----Director YogaTeacher **BYOK658** Yoga IndianKnowledgeSystem 8 IKS BIKS609 1 0 0 01 100 100 0 \_\_\_\_ 500 16 **Total** 300 800

ProfessionalElectiveCourse							
BEC613A	IntelligentSystemsandMachineLearningAlgorithms	BEC613C	DigitalImageProcessing				
BEC613B	ComputerandDataSecurity	BEC613D	FPGASystemDesignusingVerilog				
OpenElectiveCourse							
BEC654A	DigitalSystemDesignusingVerilog	BEC654C	ElectronicCommunicationSystems				

BEC654B	ConsumerElectronics	BEC654D	BasicVLSIDesign				
AbilityEnhancementCourse/SkillEnhancementCourse-V							
BEC657A	FPGASystemDesignusingVerilogLAB	BEC657C	IOTLab				
BEC657B	SystemModellingusingSimulink	BEC657D	PythonProgrammingforMachineLearningApplications				

Annexure-I 7

	VISVESVARAYATECHNOLOGICALUNIVERSITY,BELAGAVI B.E. in the title of the programSchemeofTeachingandExaminatio ns2022 OutcomeBasedEducation(OBE)andChoiceBasedCreditSystem(CBCS)												
VIIand	VIIIsemeste	rforwhoseeksin	ternshipwithprojectwork	omtheacademic y	ear2023-	-24)							
Vilaila	VIIISCIIICSte				1	Teaching	Hours/Week			Exam	ination		
SI. No	SI. Course ode SettingBoard(P Sand Sand CourseIitle SB) SB) SB) SB) SB) SB) SB) SB) SB) SB)		CourseTitle	eachingDeparl ment (TD)and QuestionPaper SettingBoard(P SB)	Theory Lecture	Tutorial	Practical/ Drawing	SDA	Duration inhours	CIEMarks	SEEMarks	TotalMarks	Credits
			F	L	Т	Р	S				+		
1	PCC	BXX701	Tobecompletedin5 <sup>th</sup> /6 <sup>th</sup> semester		3	0	2		03	50	50	100	4
2	PCC	BXX702	Tobecompleted in 5 <sup>th</sup> /6 <sup>th</sup> semester		3	0	2		03	50	50	100	4
3	PCC	BXX703	Tobecompleted in 5 <sup>th</sup> /6 <sup>th</sup> semester		4	0	0		03	50	50	100	3
4	PEC	BXX714x	Professional Elective Course (MOOC Courses)		3	0	0		03	50	50	100	3
5	OEC	BXX755x	OpenElectiveCourses(MOOCcourses)		3	0	0		01	50	50	100	3
1	PEC	Bxx801x	Professional Elective (Online Courses)		3	0	0		03	50	50	100	3
2	OEC	Bxx802x	OpenElective(OnlineCourses)		3	0	0		01	50	50	100	3
3	PROJ	BXX883	ProjectWorkOutcomeofTraining		0	0	12		03	100	100	200	9
4	INT	Bxx804	Internship(Industry/Research)(Twosemesters)		0	0	12		03	100	100	200	10
									Total	200	200	400	42

Microwave Engineering and Antenna Theory Semester					
Course Code	<b>BEC701</b>	CIE Marks	50		
Teaching Hours/Week (L:T:P: S)	3:0:2:0	SEE Marks	50		
Total Hours of Pedagogy	40 hours Theory + 8-10 Lab slots	Total Marks	100		
Credits	04	Exam Hours	3 Hours		
Examination nature (SEE)	Theory				

## **Course objectives:**

This course will enable students to:

- 1. Describe the microwave properties and its transmission media.
- 2. Describe the microwave devices for several applications.
- 3. Understand the basic concepts of antenna theory.
- 4. Identify antenna types for specific applications.

## **Teaching-Learning Process (General Instructions)**

The sample strategies, which the teacher can use to accelerate the attainment of the various course outcomes are listed in the following:

- 1. Lecture method (L) does not mean only the traditional lecture method, but a different type of teaching method may be adopted to develop the outcomes.
- 2. Ask at least three HOTS (Higher-order Thinking) questions in the class, which promotes critical thinking
- 3. Adopt Problem Based Learning (PBL), which fosters students' analytical skills, develop thinking skills such as the ability to evaluate, generalize & analyze information rather than simply recall it.
- 4. Discuss how every concept can be applied to the real world and when that's possible, it helps improve the students' understanding.
- 5. Using videos for demonstration of the fundamental principles to students for better understanding of concepts.
- 6. Demonstration of microwave devices and Antennas in the lab environment where students can study them in real time.

## **MODULE-1**

Microwave Sources: Introduction, Gunn Diode (Text 2: 7.1,7.1.1,7.1.2)

**Microwave transmission lines**: Microwave frequencies, Microwave devices, Microwave systems. Transmission line equations and solutions, Reflection Coefficient and Transmission Coefficient. Standing wave and standing wave ratio. Smith chart, Single stub matching.

Text 2: 0.1, 0.2, 0.3, 3.1, 3.2, 3.3, 3.5, 3.6 (except double stub matching)

Teaching-Learning	Chalk and Talk would be helpful for the quantitative analysis. Videos of
Process	the Basic principles of the devices would help students to grasp better.
	<b>RBT Level</b> : L1, L2, L3

## MODULE-2

**Microwave Network Theory**: Introduction, S matrix representation of multi-port networks (Text 1: 6.1, 6.3, 6.3.1, 6.3.2)

**Microwave passive devices**: Coaxial connectors and Adapters, Attenuators, Phase shifters, waveguide Tees, Magic Tee, Circulator, Isolator. (Text 1: 6.4.2, 6.4.14, 6.4.15, 6.4.16, 6.4.17 A, B)

To shire I coursing	$C_1 = 11_{-1} = 1$ T = $11_{-1}$ D = $1_{-1} = 1_{-1}$ D = $1_{-1} = 1_{-1}$						
l eaching-Learning	Chaik and Taik, PowerPoint Presentation						
Antenna Basics: Introduction, Microstrip lines, Parallel Strip lines (Text 2: 11.1,11.2) Antenna Basics: Introduction, Basic Antenna Parameters, Patterns, Beam Area, Radiation Intensity, Beam efficiency, Directivity and Gain, Antenna Aperture Effective height, Bandwidth, Radio communication Link, Antenna Field Zones (Text 3: 2.1-2.7, 2.9-2.11, 2.13).							
Teaching-Learning Process	Teaching-Learning ProcessChalk and talk method, Power point presentation and videos. RBT Level: L1, L2, L3						
	MODULE-4						
Point sources and array	vs: Introduction, Point Sources, Power patterns, Power theorem, Radiation						
Intensity, Arrays of 2 is	otropic point sources, Pattern multiplication, Linear arrays of n Isotropic						
sources of equal amplitud	le and Spacing. (Text 3: 5.1-5.6, 5.9, 5.13)						
Electric Dipole: Introduc	ction, Short Electric dipole, Fields of a short dipole. Radiation resistance of						
a short dipole. Thin linea	r antenna (field analysis). (Text 3: 6.1-6.5)						
Teaching-Learning	Learning Chalk and talk method, Power point presentation and videos.						
Process	RBT Level: L1, L2, L3						
	MODULE-5						
<b>Loop and Horn antenn</b> dipole. Radiation resista 7.4, 7.6, 7.7, 7.8, 7.19, 7	<b>Loop and Horn antenna</b> : Introduction: Small loop, Comparison of far fields of small loop and short dipole. Radiation resistance of small loop, Horn Antennas, Rectangular antennas. (Text 3: 7.1,7.2, 7.4, 7.6, 7.7, 7.8, 7.19, 7.20)						
Antenna Types: Yagi U	da array, Parabolic Reflector, Microstrip Antennas, Features of Microstrip						
Antennas, (Text 3: 8.8, 9.	5, 14.1,14.2)						
Teaching-Learning	Chalk and talk method, Power point presentation and videos.						
Process	RBT Level: L1, L2, L3						

# PRACTICAL COMPONENT OF IPCC

Sl.NO	Experiments					
1	Measurement of frequency, guide wavelength, power and attenuation in a microwave Test					
	bench.					
2	Measurement of VSWR and reflection coefficient and attenuation in a microwave test bence setup					
3	To measure unknown impedance using Smith chart through test bench setup.					
4	Study of characteristics of E plane Tee / H plane Tee.					
5	Study of characteristics of Magic Tee.					
6	Determination of resonance characteristics of microstrip ring resonator and computation of dielectric constant of the substrate.					
7	Coupling and Isolation characteristics of microstrip directional coupler.					
8	Determination of power division of microstrip power divider.					
9	To plot a 2D and 3D radiation pattern of dipole Antenna (Use any simulation software)					
10	10 Obtain the radiation pattern of a Yagi-Uda Antenna array and calculate its directivity.					
Cours	e outcomes (Course Skill Set):					
At the end of the course the student will be able to:						
1. Des	cribe the use and advantages of microwave transmission					
2. Ana	alyze various parameters related to transmission lines.					
$\frac{5.10e}{4}$	lury incrowave devices for several applications.					
5. Iden	tify various antenna configurations for suitable applications.					
Asses	sment Details (both CIE and SEE)					
The w	reightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is					
50%.	The minimum passing mark for the CIE is 40% of the maximum marks (20 marks out of 50) and					
for the	e SEE minimum passing mark is 35% of the maximum marks (18 out of 50 marks). The student					
is dec	lared as a pass in the course if he/she secures a minimum of 40% (40 marks out of 100) in the					
total o	f the CIE (Continuous Internal Evaluation) and SEE (Semester End Examination) taken together.					
The IF	CC means the practical portion integrated with the theory of the course. CIE marks for the theory					
compo	onent are <b>25 marks</b> and that for the practical component is <b>25 marks</b> .					
CIE f	or the theory component of the IPCC					
• 25	marks for the theory component are split into 15 marks for two Internal Assessment Tests (Two					
Те	ests, each of 15 Marks with 01-hour duration, are to be conducted) and 10 marks for other					
as	sessment methods mentioned in 220B4.2. The first test at the end of 40-50% coverage of the					
sy	syllabus and the second test after covering 85-90% of the syllabus.					

- Scaled-down marks of the sum of two tests and other assessment methods will be CIE marks for the theory component of IPCC (that is for **25 marks**).
- The student has to secure 40% of 25 marks to qualify in the CIE of the theory component of IPCC.

# CIE for the practical component of the IPCC

- **15 marks** for the conduction of the experiment and preparation of laboratory record, and **10 marks** for the test to be conducted after the completion of all the laboratory sessions.
- On completion of every experiment/program in the laboratory, the students shall be evaluated including viva-voce and marks shall be awarded on the same day.
- The CIE marks awarded in the case of the Practical component shall be based on the continuous evaluation of the laboratory report. Each experiment report can be evaluated for 10 marks. Marks of all experiments' write-ups are added and scaled down to **15 marks**.
- The laboratory test (duration 02/03 hours) after completion of all the experiments shall be conducted for 50 marks and scaled down to 10 marks.
- Scaled-down marks of write-up evaluations and tests added will be CIE marks for the laboratory component of IPCC for **25 marks**.
- The student has to secure 40% of 25 marks to qualify in the CIE of the practical component of the IPCC.

# SEE for IPCC

Theory SEE will be conducted by University as per the scheduled timetable, with common question papers for the course (**duration 03 hours**)

- 1. The question paper will have ten questions. Each question is set for 20 marks.
- 2. There will be 2 questions from each module. Each of the two questions under a module (with a maximum of 3 sub-questions), **should have a mix of topics** under that module.
- 3. The students have to answer 5 full questions, selecting one full question from each module.
- 4. Marks scored by the student shall be proportionally scaled down to 50 Marks

The theory portion of the IPCC shall be for both CIE and SEE, whereas the practical portion will have a CIE component only. Questions mentioned in the SEE paper may include questions from the practical component.

• The minimum marks to be secured in CIE to appear for SEE shall be 10 (40% of maximum marks-25) in the theory component and 10 (40% of maximum marks -25) in the practical component. The laboratory component of the IPCC shall be for CIE only. However, in SEE, the questions from the laboratory component shall be included. The maximum of 04/05 sub-questions are to be set from the practical component of IPCC, the total marks of all questions should not be more than 20 marks.

- SEE will be conducted for 100 marks and students shall secure 35% of the maximum marks to qualify for the SEE. Marks secured will be scaled down to 50.
- The student is declared as a pass in the course if he/she secures a minimum of 40% (40 marks out of 100) in the sum total of the CIE (Continuous Internal Evaluation) and SEE (Semester End Examination) taken together.

# **Text Books:**

1. Microwave Engineering -Annapurna Das, Sisir K Das, TMH Publication, 2ndEdition, 2010.

2. Microwave Devices and Circuits – Samuel Y Liao, Pearson Education.

3. Antennas and Wave Propagation -John D Krauss, Ronald J Marhefka, Ahmad S Khan, 4th Edition, McGraw Hill Education, 2013.

**Reference Books:** 

1. Microwave Engineering -David M Pozar, John Wiley India Pvt Ltd., Pvt Ltd., 3rd edition, 2008.

2. Microwave Engineering-Sushrut Das, Oxford Higher Education, 2nd Edn, 2015.

3. Antennas and Wave Propagation- Harish and Sachidananda, Oxford University Press, 2007.

Web links and Video Lectures (e-Resources):

- 1. https://www.tutorialspoint.com/antenna\_theory/antenna\_theory\_horn.html
- 2. http://www.antenna-theory.com/antennas/smallLoop.php

Activity Based Learning (Suggested Activities in Class)/ Practical Based learning Programming Assignments / Mini Projects can be given to improve practical skills
## **COMPUTER NETWORKS & PROTOCOLS** B.E., VII Semester, Electronics & Communication Engineering [As per Choice Based Credit System (CBCS) Schemel

(CDCS) Schemej				
Course Code	BEC702	CIE Marks	50	
Teaching Hours/Week (L: T: P: S)	(3:0:2:0)	SEE Marks	50	
Total Hours of Pedagogy	40 hours Theory + 13 Lab slots	Total Marks	100	
Credits	04	Exam Hours	03	

## Course objectives: This course will enable students to:

\*Understand the layering architecture of OSI reference model and TCP/IP protocolsuite.

\*Understand the protocols associated with each layer.

\*Learn the different networking architectures and their representations.

\* Learn the various routing techniques and the transport layer services.

## **Teaching-Learning Process (General Instructions)**

These are sample Strategies, which teacher can use to accelerate the attainment of the various course outcomes.

- Lecture method (L) does not mean only traditional lecture method, but different type of teaching methods may be adopted to develop the outcomes.
- Show Video/animation films to explain the different concepts of Linear Algebra & Signal Processing.
- Encourage collaborative (Group) Learning in the class .
- Ask at least three HOTS (Higher order Thinking) questions in the class, which promotes critical thinking.
- Adopt Problem Based Learning (PBL), which fosters students' Analytical skills, develop thinking skills such as the ability to evaluate, generalize, and analyze information rather than simply recall it.
- Topics will be introduced in a multiple representation.
- Show the different ways to solve the same problem and encourage the students to come up with their own creative ways to solve them.
- Discuss how every concept can be applied to the real world and when that's possible, it helps improve the students' understanding.
- Adopt Flipped class technique by sharing the materials / Sample Videos prior to the class and have discussions on the that topic in the succeeding classes.
- Give Programming Assignments.

## Module-1

Introduction: Data communication: Components, Data representation, Data flow, Networks: Network criteria, Physical Structures, Network types: LAN, WAN, Switching, The Internet... Network Models: TCP/IP Protocol Suite: Layered Architecture, Layers in TCP/IP suite, Description of layers, Encapsulation and Decapsulation, Addressing, Multiplexing and Demultiplexing, The OSI Model: OSI Versus TCP/IP. Data-Link Layer: Introduction: Nodes and Links, Services, Two Categories' of link, Sublayers, Link Layer addressing: Types of addresses, ARP(1.1,1.2, 1.3.1to 1.3.4,2.2, 2.3,9.1, 9.2.1, 9.2.2)

Teaching-Chalk and Talk, YouTube videos		and Talk, YouTube videos
Learning Process RBT		Level: L1, L2, L3
		Module-2
Data Link Control Random Access: Switches, Virtual Advantages. Wired wireless LAN: Ar 13.2.1 to 13.2.5.15	(DLC) ALOH LANs: l and V chitect .1.17.1	) services: Framing, Flow and Error Control. Media Access Control: IA, CSMA, CSMA/CD, CSMA/CA. Connecting Devices: Hubs, : Membership, Configuration, Communication between Switches, Vireless LANs: Ethernet Protocol, Standard Ethernet. Introduction to ural Comparison, Characteristics, Access Control. (11.1,12.1,13.1, .17.2)
Teaching-	Chalk	and Talk, YouTube videos
Learning Process	RBT	Level: L1, L2, L3
	1 4	Module-3
Network Layer: In Other services, Pa Addresses: Address Address Resolutio Fragmentation, Op Routing: Introduct Path vector routing	troduct acket S ss Spa n Netv tions, S ion, R . (18.1)	Switching: Datagram Approach, Virtual Circuit Approach, IPV4 ce, Classful Addressing, Classless Addressing, DHCP, Network work Layer Protocols: Internet Protocol (IP): Datagram Format, Security of IPv4 Datagrams. IPv6 addressing and Protocol. Unicast outing Algorithms: Distance Vector Routing, Link State Routing, (excluding 18.1.3), 18.2, 18.4,19.1,20.1, 20.2,22.1 and 22.2)
Teaching-Learning         Chalk and Talk, YouTube videos		
Process		<b>RBT Level:</b> L1, L2, L3
		Module-4
Transport Layer: 1 oriented Protocols, BackN Protocol, S Internet: User Da Transmission Cont Transition diagram 23.2.2, 23.2.3, 23.2	Introdu Transj electiv tagram rol Pro , Winc .4, 23,2	iction: Transport Layer Services, Connectionless and Connection port Layer Protocols: Simple protocol, Stop and wait protocol, Go- e repeat protocol, Piggybacking Transport-Layer Protocols in the n Protocol: User Datagram, UDP Services, UDP Applications, otocol: TCP Services, TCP Features, Segment, Connection, State lows in TCP, Error control, TCP congestion control. (23.1, 23.2.1, 2.5.24.2, 24.3.1, 24.3.2, 24.3.3, 24.3.4, 24.3.6, 24.3.8, 24.3.9)
Teaching-Learnin	σ	Chalk and Talk. YouTube videos
Process	•	RBT Level: L1, L2, L3
		Module-5
Application Layer: Client Server Prot Connection, Data ( space, DNS in inte Quality of Service)	Introd ocols: Connec ernet, 1 (25.1, 2	Luction: providing services, Application- layer paradigms, Standard Hyper Text Transfer Protocol, FTP: Two connections, Control etion, Electronic Mail: Architecture, Domain Name system: Name Resolution, DNS Messages, Registrars, DDNS, security of DNS. 26.1.2, 26.2, 26.3, 26.6, 30.1, 30.2.)
Teaching-Learnin	g	Chalk and Talk, YouTube videos
Process		<b>RBT Level:</b> L1, L2, L3
		PRACTICAL COMPONENT OF IPCC
Using suitable simu	lation	software, demonstrate the operation of the following :

Sl.No	Simulation experiments using NS2/ NS3/ OPNET/ NCTUNS/ NetSim/ QualNet or any other equivalent tool
1	Implement a point to point network with four nodes and duplex links between them. Analyze the network performance by setting the queue size and varying the bandwidth.
2	Implement a four node point to point network with links n0-n2, n1-n2 and n2-n3. Apply TCP agent between n0-n3 and UDP between n1-n3. Apply relevant applications over TCP and UDP agents changing the parameter and determine thenumber of packets sent by TCP/UDP.
3	Implement Ethernet LAN using n (6-10) nodes. Compare the throughput by changing the error rate and data rate.
4	Implement Ethernet LAN using n nodes and assign multiple traffic to the nodes and obtain congestion window for different sources/ destinations.
5	Implement ESS with transmission nodes in Wireless LAN and obtain the performance parameters.
6	Implementation of Link state routing algorithm
In	nplement the following using programming languages C/C++ etc,.
7	Write a program for a HLDC frame to perform the following. i) Bit stuffing ii) Character stuffing.
8	Write a program for distance vector algorithm to find suitable path for transmission
9	Implement Dijkstra's algorithm to compute the shortest routing path.
10	For the given data, use CRC-CCITT polynomial to obtain CRC code. Verify theprogram for the cases : i)with out error ii)with error
11	Implementation of Stop and Wait Protocol and Sliding Window Protocol
12	Write a program for congestion control using leaky bucket algorithm.
Cours	se Outcomes
At the	e end of the course the student will be able to:
	Understand the concepts of networking thoroughly.
2	. Identify the protocols and services of different layers.

3. Distinguish the basic network configurations and standards associated with each network.

4. Discuss and analyze the various applications that can be implemented on networks.

## Assessment Details (both CIE and SEE)

The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 40% of the maximum marks (20 marks). A student shall be deemed to have satisfied the academic requirements and earned the credits allotted to each subject/ course if the student secures not less than 35% (18 Marks out of 50) in the semester-end examination (SEE), and a minimum of 40% (40 marks out of 100) in the sum total of the CIE (Continuous Internal Evaluation) and SEE (Semester End Examination) taken together

## CIE for the theory component of IPCC

Two Tests each of 20 Marks (duration 01 hour)

- First test at the end of  $5^{\text{th}}$  week of the semester
- Second test at the end of the  $10^{\text{th}}$  week of the semester

## Two assignments each of 10 Marks

- First assignment at the end of 4<sup>th</sup> week of the semester
- Second assignment at the end of 9<sup>th</sup> week of the semester

Scaled-down marks of two tests and two assignments added will be CIE marks for the theory component of IPCC for **30 marks**.

## CIE for the practical component of IPCC

- On completion of every experiment/program in the laboratory, the students shall be evaluated and marks shall be awarded on the same day. The **15 marks** are for conducting the experiment and preparation of the laboratory record, the other **05 marks shall be for the test** conducted at the end of the semester.
- The CIE marks awarded in the case of the Practical component shall be based on the continuous evaluation of the laboratory report. Each experiment report can be evaluated for 10 marks. Marks of all experiments' write-ups are added and scaled down to 15 marks.
- The laboratory test (duration 03 hours) at the end of the 15<sup>th</sup> week of the semester /after completion of all the experiments (whichever is early) shall be conducted for 50 marks and scaled down to 05 marks.

Scaled-down marks of write-up evaluations and tests added will be CIE marks for the laboratory component of IPCC for **20 marks**.

## SEE for IPCC

Theory SEE will be conducted by University as per the scheduled timetable, with common question papers for the course (duration 03 hours)

The question paper will have ten questions. Each question is set for 20 marks.

There will be 2 questions from each module. Each of the two questions under a module (with a maximum of 3 sub-questions), **should have a mix of topics** under that module.

The students have to answer 5 full questions, selecting one full question from each module.

The theory portion of the IPCC shall be for both CIE and SEE, whereas the practical portion will have a CIE component only. Questions mentioned in the SEE paper shall include questions from the practical component.

The minimum marks to be secured in CIE to appear for SEE shall be the 12 (40% of maximum marks-30) in the theory component and 08 (40% of maximum marks -20) in the practical component. The laboratory component of the IPCC shall be for CIE only. However, in SEE, the questions from the laboratory component shall be included. The maximum of 04/05 questions to be set from the practical component of IPCC, the total marks of all questions should not be more than the 20 marks.

SEE will be conducted for 100 marks and students shall secure 35% of the maximum marks to qualify in the SEE. Marks secured out of 100 will be scaled down to 50 marks.

**Suggested Learning Resources:** 

## **Text Book:**

Data Communications and Networking, Forouzan, 5th Edition, McGraw Hill, 2016 ISBN: 1-25-906475-3

## **Reference Books:**

1.A.S Tanenbaum - Computer Networks, 4th Edition, PHI, 2003

2.Computer Networks, James J Kurose, Keith W Ross, Pearson Education, 2013, ISBN: 0-273-76896-4

3.Introduction to Data Communication and Networking, Wayarles Tomasi, Pearson Education, 2007, ISBN:0130138282

Activity Based Learning (Suggested Activities in Class)/ Practical Based learning

Programming Assignments / Mini Projects can be given to improve programming skills.

Wireless Con	nmunication Systems	Semester	5
Course Code	BEC703	CIE Marks	50
Teaching Hours/Week (L:T:P: S)	4:0:0:0	SEE Marks	50
Total Hours of Pedagogy	50 Hours	Total Marks	100
Credits	04	Exam Hours	3 Hours
Examination type (SEE)	Theory		

### **Course objectives:**

- Understand the concepts of signal propagation over wireless channels
- Understand the multiple access techniques used in cellular communications standards.
- Understand the system architecture and layers of LTE based on the use of OFDMA and SC-FDMA principles.
- Understand the design and coding of MIMO wireless systems .

## **Teaching-Learning Process (General Instructions)**

These are sample Strategies, which teachers can use to accelerate the attainment of the various course outcomes.

- **1.** Lecture method (L) does not mean only the traditional lecture method, but a different type of teaching method may be adopted to develop the outcomes.
- **2.** Show Video/animation films to explain the functioning of various modulation techniques, Channel, and source coding.
- 3. Encourage collaborative (Group) Learning in the class
- 4. Ask at least three HOTS (Higher-order Thinking) questions in the class, which promotes critical thinking
- **5.** Adopt Problem Based Learning (PBL), which fosters students' Analytical skills, develop thinking skills such as the ability to evaluate, generalize & analyze information rather than simply recall it.
- 6. Topics will be introduced in multiple representations.
- 7. Show the different ways to solve the same problem and encourage the students to come up with their own creative ways to solve them.
- **8.** Discuss how every concept can be applied to the real world and when that's possible, it helps improve the students' understanding.

### Module-1

**Principles of Wireless Communications:** The Wireless Communication Environment, Modelling of wireless systems, System model for narrowband Signals, Rayleigh fading Wireless Channel.

**The Wireless Channel:** Basics of Wireless Channel Modelling, Average Delay Spread in Outdoor Cellular Channels, Coherence bandwidth, Relation between ISI and Coherence Bandwidth, Doppler fading, Doppler Impact on a wireless Channel, Coherence Time.

[**Text1:** 3.1 to 3.4, 4.1 to 4.7]

## Module-2

**Code Division for Multiple Access (CDMA):** Basic CDMA Mechanism, Fundamentals of CDMA codes, Spreading Codes based on PN sequences, Correlation Properties of Random CDMA Spreading Sequences, Advantages of CDMA.

**Orthogonal Frequency Division Multiplexing (OFDM):** Introduction, Motivation and Multicarrier basics, OFDM basics, OFDM Example, MIMO OFDM, OFDM Peak to Average Power ratio, SC-FDMA. [**Text1:** 5.1 to 5.5, 5.7, 7.1, 7.2, 7.3, 7.5, 7.7, 7.8]

## Module-3

**Evolution of Cellular Technologies:** First Generation Cellular Systems, 2G Digital cellular systems – GSM and its Evolution, 3G Broadband Wireless Systems, Key Enabling Technologies and features of LTE, LTE Network Architecture.

**Frequency Domain Multiple Accesses:** Multiple Access for OFDM Systems, Orthogonal Frequency Division Multiple Access, Single Carrier Frequency Division Multiple Access.

[Text2: 1.2.1, 1.2.1.1, 1.2.2, 1.2.2.1, 1.2.3 (Only the mentioned sections and subsections), 1.4, 1.5, 4.1, 4.2, 4.3]

#### Module-4

**Multiple Input Multiple Output Wireless Communications:** Introduction to MIMO Communications, MIMO system Model, MIMO Zero Forcing Receiver, MIMO MMSE Receiver, Singular Value decomposition of MIMO Channel, SVD and MIMO capacity, Alamouti and Space-Time Codes, Nonlinear MIMO receiver: V-Blast, MIMO Beamforming.

**[Text1:**6.1,6.2, 6.3, 6.4, 6.5, 6.6, 6.8, 6.9, 6.10]

#### Module-5

**Overview and Channel Structure of LTE:** Radio Interface Architecture, LTE Design principles, Network Architecture, Radio Interface Protocols, Hierarchical Structure of LTE: Logical Channels, transport Channels and Physical Channels, Channel mapping, Downlink OFDMA Radio resources, Physical Resource Blocks for OFDMA, Uplink SC-FDMA Radio resources.

[Text2: 6.1 to 6.4]

## Course outcome (Course Skill Set)

At the end of the course, the student will be able to :

- 1. Describe the wireless channel models for slow and fast fading environment.
- 2. Understand the different multiple access technologies used in wireless communications.
- 3. Understand the system architecture and the functional standard specified in LTE 4G.
- 4. Describe the of MIMO transmitter and receiver process using coding examples.

## Assessment Details (both CIE and SEE)

The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 40% of the maximum marks (20 marks out of 50) and for the SEE minimum passing mark is 35% of the maximum marks (18 out of 50 marks). The student is declared as a pass in the course if he/she secures a minimum of 40% (40 marks out of 100) in the sum total of the CIE (Continuous Internal Evaluation) and SEE (Semester End Examination) taken together.

## **Continuous Internal Evaluation**:

- There are 25 marks for the CIE's Assignment component and 25 for the Internal Assessment Test component.
- Each test shall be conducted for 25 marks. The first test will be administered after 40-50% of the coverage of the syllabus, and the second test will be administered after 85-90% of the coverage of the syllabus. The average of the two tests shall be scaled down to 25 marks
- Any two assignment methods mentioned in the 220B4.2, if an assignment is project-based then only one assignment for the course shall be planned. The schedule for assignments shall be planned properly by the course teacher. The teacher should not conduct two assignments at the end of the semester if two assignments are planned. Each assignment shall be conducted for 25 marks. (If two assignments are conducted then the sum of the two assignments shall be scaled down to 25 marks)
- The final CIE marks of the course out of 50 will be the sum of the scale-down marks of tests and assignment/s marks.

Internal Assessment Test question paper is designed to attain the different levels of Bloom's taxonomy as per the outcome defined for the course.

#### Semester-End Examination:

Theory SEE will be conducted by University as per the scheduled timetable, with common question papers for the course (**duration 03 hours**).

- 1. The question paper will have ten questions. Each question is set for 20 marks.
- 2. There will be 2 questions from each module. Each of the two questions under a module (with a maximum of 3 sub-questions), **should have a mix of topics** under that module.
- 3. The students have to answer 5 full questions, selecting one full question from each module.
- 4. Marks scored shall be proportionally reduced to 50 marks.

## Suggested Learning Resources:

#### **Text Book**

- 1. Aditya K Jagannatham, "Principles of Modern Wireless Communication systems, Theory and Practice ", Mc Graw Hill Education (India) Private Limited, 2017, ISBN 978-81- 265-4231-4.
- 2. Arunabha Ghosh, Jun Zhang, Jeffrey G. Andrews, Rias Muhamed, "Fundamentals of LTE", Pearson India Education Services Private Limited, 2018, ISBN: 978-93-530-6239-2.

#### **Reference Books**

- T L Singal, "Wireless Communications", Mc Graw Hill Education (India) Private Limited, 2016, ISBN:978-0-07-068178-1
- 2. Theodore Rappaport, Wireless Communications: Principles and Practice, 2nd Edition, Prentice Hall Communications Engineering and Emerging Technologies Series, 2002, ISBN 0-13-042232-0.

**3.** Gary Mullet, Introduction to Wireless Telecommunications Systems and Networks, First Edition, Cengage Learning India Pvt Ltd., 2006, ISBN - 13: 978-81-315-0559-5.

## Web links and Video Lectures (e-Resources):

1. Advanced 3G and 4G wireless Mobile Communications:

https://nptel.ac.in/courses/117104099

Activity Based Learning (Suggested Activities in Class)/ Practical Based learning

1. Experiential Learning by using free and open source software's OCTAVE or Python

Application Sp	pecific Integrated Circuit			
Course Code	BEC714A	CIE Marks	50	
Teaching Hours/Week (L:T:P:S)	3:0:0:0	SEE Marks	50	
Total Hours of Pedagogy	40	Total Marks	100	
Credits	03	Exam Hours	03(Theory)	
<ul> <li>Course Learning objectives: This course will enable students to:         <ul> <li>Understand the ASIC design methodologies and programmable logic cells to implement a function on IC.</li> <li>Analyze the back-end physical design flow, including partitioning, floor-planning, placement, and routing.</li> <li>Understand performance evaluation parameters in FPGA and ASIC VLSI chip designs.</li> </ul> </li> </ul>				
	Module-1			
<b>Introduction to ASICs:</b> Full custom, Sen <b>CMOS Logic:</b> Data path Logic Cells: Data Conditional sum, Multiplier (Booth encod	ni-custom and Programmable ASI Path Elements, Adders: Carry skij ing), Data path Operators, I/O cell	Cs, ASIC Design flow, A p, Carry bypass, Carry s s, Cell Compilers.	ASIC cell libraries. save, Carry select,	
lext 1: [1.1,1.2,1.5,2.6,2.7,2.8 ]			RBT Levels: L2	
	Module-2			
ASIC Library Design: Logical effort: Pred cells, Optimum delay and number of stage <b>Programmable ASIC Logic Cells:</b> MUX as Modules, Xilinx LCA:XC3000 CLB, Altera F Text 1: [3.3,3.4,5.1,5.2,5.3,5.4]	licting Delay, Logical area and logi es, library cell design. s Boolean function generators, Act FLEX and MAX, Programmable ASI	cal efficiency, Logical p ed ACT: ACT 1, ACT 2 a C I/O Cells: Xilinx and A	aths, Multi-stage and ACT 3 Logic Altera I/O Block	
		RB	T Levels: L2, L3	
<b>Low-level design entry:</b> Schematic entry: Hierarchical design, The cell library, Names, Schematic Icons & Symbols, Nets, Schematic Entry for ASICs, Connections, vectored instances & buses, Edit in place, attributes, Netlist screener. <b>ASIC Construction:</b> Physical Design, CAD Tools System partitioning, Estimating ASIC size. Partitioning: Goals and objectives, Constructive Partitioning, Iterative Partitioning Improvement, KL, FM and Look Ahead algorithms. Text 1: [9.1,15.2, 15.3, 15.4,15.7]				
	Madula 4	R	BT Levels: L2, L3	
<b>Floor planning and placement:</b> Goals and objectives, Measurement of delay in Floor planning, Floor planning tools, Channel definition, I/O and Power planning and Clock planning. <b>Placement:</b> Goals and Objectives, Min-cut Placement algorithm, Iterative Placement Improvement, Time driven placement methods, Physical Design Flow. Text 1: [16.1,16.2,16.3]				
		R	BT Levels: L2, L3	
	Module-5			
<b>Routing</b> : Global Routing - Goals and ob annotation. Detailed Routing - Goals and Routing Algorithms, Multilevel routing, Ti extraction and DRC.	ojectives, Global Routing Methods objectives, Measurement of Char iming –Driven detailed routing, Fin	s, Global routing betw nnel Density, Left-Edge nal routing steps, Speci	een blocks, Back- Algorithm, Area- al Routing, Circuit	
Text 1: [17.1,17.2,17.3 , 17.4]				
		R	BT Levels: L3, L4	

## Assessment Details (both CIE and SEE)

The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 50% of the maximum marks. Minimum passing marks in SEE is 40% of the maximum marks of SEE. A student shall be deemed to have satisfied the academic requirements and earned the credits allotted to each subject/ course if the student secures not less than 50% (50 marks out of 100) in the sum total of the CIE (Continuous Internal Evaluation) and SEE (Semester End Examination) taken together.

## **Continuous Internal Evaluation:**

- 1. Two Unit Tests each of 25 Marks
- **2.** Two assignments each of **25 Marks** or **one Skill Development Activity of 50 marks** to attain the COs and POs

The sum of two tests, two assignments/skill Development Activities, will be scaled down to 50 marks

CIE methods /question paper is designed to attain the different levels of Bloom's taxonomy as per the outcome defined for the course.

### Semester-End Examination:

- 1. The SEE question paper will be set for 100 marks and the marks scored will be proportionately reduced to 50.
- 2. The question paper will have ten full questions carrying equal marks.
- 3. Each full question is for 20 marks. There will be two full questions (with a maximum of four sub-questions) from each module.
- 4. Each full question will have a sub-question covering all the topics under a module.

## Suggested Learning Resources:

### **Text Books:**

- 1. Michael John Sebastian Smith, "Application Specific Integrated Circuits", Addison- Wesley Professional, 2005
- 2. Khosrow Golshan Conexant Systems, Inc. 2007 Springer Science Business Media "Physical Design Essentials " An ASIC Design Implementation Perspective

## **Reference Books:**

- 1. Neil H.E. Weste, David Harris, and Ayan Banerjee, "CMOS VLSI Design: A Circuits and Systems Perspective", Addison Wesley/ Pearson education 3rdedition, 2011
- 2. Vikram Arkalgud Chandrasetty, "VLSI Design: A Practical Guide for FPGA and ASIC Implementations" Springer, ISBN: 978-1-4614-1119-2. 2011
- 3. Rakesh Chadha, Bhasker J, "An ASIC Low Power Primer", Springer, ISBN: 978-14614-4270-7.

#### Web links and Video Lectures (e-Resources):

• <u>https://nptel.ac.in/</u>

#### Skill Development Activities Suggested

• Activity Based Learning (Suggested Activities in Class)/ Practical Based learning

• Real world Problem Solving: Applying the ASIC front end and backend concepts.

Course outcome (Course Skill Set)

At the end of the course the student will be able to :

Sl.No	Description	<b>Blooms Level</b>
C01	Describe the concepts of ASIC design methodology, data path elements, logical effort	L2
CO2	Analyze the design of ASICs suitable for specific tasks, perform design entry and	L3
	explain the physical design flow.	
CO3	Design data path elements for ASIC cell libraries and compute optimum path delay.	L3
C04	Create floor plan including partition , routing using algorithms and EDA tools	L3,L4
CO5	Design CAD algorithms and explain how these concepts interact in ASIC design.	L3 ,L4

B. E. Electronics and Communication Engineering Choice Based Credit System (CBCS) and Outcome Based Education (OBE) SEMESTER – VII			
Computer and Network Security			
Course Code	BEC714B	CIE Marks	50
Teaching Hours/Week (L:T:P: S)	3:0:0:0	SEE Marks	50
Total Hours of Pedagogy	40 hours Theory	Total Marks	100
CREDITS – 03			

#### **Course objectives:**

This course will enable students to:

- Preparation: To prepare students with fundamental knowledge/ overview in the field of Network Security with knowledge of security mechanisms and services, Vulnerabilities in the host machines.
- Core Competence: To equip students with a basic foundation on computer as well as network security by delivering the basics of malicious software, intrusion detection, vulnerability Analysis, auditing as well as securities related to network, system, user and programs

### **Teaching-Learning Process (General Instructions)**

These are sample Strategies; that teachers can use to accelerate the attainment of the various course outcomes.

- 1. Lecture method (L) does not mean only traditional lecture method, but different type of teaching methods may be adopted to develop the outcomes.
- 2. Show Video/animation films to explain the different concepts of Digital Signal Processing
- 3. Encourage collaborative (Group) Learning in the class
- 4. Ask at least three HOTS (Higher order Thinking) questions in the class, which promotes critical thinking
- 5. Adopt Problem Based Learning (PBL), which fosters students' Analytical skills, develop thinking skills such as the ability to evaluate, generalize, and analyze information rather than simply recall it.
- 6. Topics will be introduced in a multiple representation.
- 7. Show the different ways to solve the same problem and encourage the students to come up with their own creative ways to solve them.
- 8. Discuss how every concept can be applied to the real world and when that's possible, it helps to improve the students' understanding.
- 9. Adopt Flipped class technique by sharing the materials / Sample Videos prior to the class and have discussions on the that topic in the succeeding classes.

MODULE-1	
Security Types of Attacks. (Text2: Chapter1)	L3
Security Mechanisms, Services and Attacks, A model for Network security (Text1: Chapter1: 3, 4, 5, 6)	
MODULE-2	
Malicious Logic: Introduction, Trojan Horses, Computer Viruses, Computer Worms, Other Forms of	L1, L2,
Malicious Logic, Defenses (Text 3: Chapter 12)	L3
Vulnerability Analysis: Introduction, Penetration Studies, Vulnerability Classification, Frameworks	
(Text 3: Chapter 13)	
MODULE-3	

<b>Auditing</b> : Definitions, Anatomy of an Auditing System, Designing an Auditing System, A Posterior Design, Auditing Mechanisms, Examples, Audit Browsing (Text 3: Chapter 14)	L1, L2, L3
Intrusion Detection: Principles, Basic Intrusion Detection, Models, Architecture, Organization of	_
Intrusion Detection Systems, Intrusion Response (Text 3: Chapter 15)	
MODULE-4	
Network Security: Introduction, Policy Development, Network Organization, Availability and Network	L1, L2,
Flooding, Anticipating Attacks (Text 3: Chapter 16)	L3
System Security: Introduction, Policy, Networks, Users, Authentication, Processes, Files, Retrospective	
(Text 3: Chapter 17)	
MODULE-5	
User Security: Policy, Access, Files and Devices, Processes, Electronic Communications (Text 3: Chapter	L1, L2,
18)	L3
Program Security: Introduction, Requirements and Policy, Design, Refinement and Implementations	
(Text 3: Chapter 19: Section 1, 2, 3, 4)	

## **Course outcomes (Course Skill Set):**

At the end of the course, the student will be able to:

- Explain the various types of attacks on computer and network security from malicious logic and intruders.
- Explain how to analyze the various vulnerabilities in the system which can compromise the security.
- Explain how auditing is essential to detect intrusion or suspicious activities in the system.
- Explain the process involved to provide security with respect to network, system, user and program.

### Assessment Details (both CIE and SEE)

The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 40% of the maximum marks (20 marks out of 50) and for the SEE minimum passing mark is 35% of the maximum marks (18 out of 50 marks). The student is declared as a pass in the course if he/she secures a minimum of 40% (40 marks out of 100) in the sum total of the CIE (Continuous Internal Evaluation) and SEE (Semester End

Examination) taken together.

## **Continuous Internal Evaluation:**

- There are 25 marks for the CIE's Assignment component and 25 for the Internal Assessment Test • component.
- Each test shall be conducted for 25 marks. The first test will be administered after 40-50% of the coverage of the syllabus, and the second test will be administered after 85-90% of the coverage of the syllabus. The average of the two tests shall be scaled down to 25 marks.
- Any two assignment methods mentioned in the 220B4.2, if an assignment is project-based then only one assignment for the course shall be planned. The schedule for assignments shall be planned properly by the course teacher. The teacher should not conduct two assignments at the end of the semester if two assignments are planned. Each assignment shall be conducted for 25 marks. (If two assignments are conducted then the sum of the two assignments shall be scaled down to 25 marks).
- The final CIE marks of the course out of 50 will be the sum of the scale-down marks of tests and assignment/s marks.

### Internal Assessment Test question paper is designed to attain the different levels of Bloom's taxonomy as per the outcome defined for the course.

**Semester-End Examination:** 

Theory SEE will be conducted by University as per the scheduled timetable, with common question papers for the course (**duration 03 hours**).

- 1. The question paper will have ten questions. Each question is set for 20 marks.
- 2. There will be 2 questions from each module. Each of the two questions under a module (with a maximum of 3 sub-questions), **should have a mix of topics** under that module.
- **3.** The students have to answer 5 full questions, selecting one full question from each module.
- **4.** Marks scored shall be proportionally reduced to 50 marks.

#### Suggested Learning Resources:

#### Text Book

- 1. William Stallings, "Cryptography and Network Security Principles and Practice", Pearson Education Inc., 6<sup>th</sup> Edition, 2014, ISBN: 978-93-325-1877-3
- 2. Atul Kahate, "Cryptography and Network Security", TMH, 2003.
- 3. Matt Bishop, Sathyanarayana S Venkatramanayya, "Introduction to Computer Security", Pearson Education, 2006, ISBN 81-7758-425-1

#### **Reference Books**

1. Cryptography and Network Security, Behrouz A Forouzan, TMH, 2007.

#### Web links and Video Lectures (e-Resources):

#### Activity Based Learning (Suggested Activities in Class)/ Practical Based learning

1. Experiential Learning by using free and open-source software's SCILAB or OCTAVE or Python

Automoti	ve Electronics	Semester	7
Course Code	BEC714C	CIE Marks	50
Teaching Hours/Week (L: T:P: S)	3:0:0:0	SEE Marks	50
Total Hours of Pedagogy	40	Total Marks	100
Credits	03	Exam Hours	3
Examination type (SEE)	Theory		

## **Course objectives:**

This course will enable students to:

- Understand the basics of automobile dynamics and design electronics to complement those features
- Design and implement the electronics that attribute the reliability, safety, and smartness to automobile, providing add on comforts

## **Teaching-Learning Process (General Instructions)**

These are sample Strategies, which teachers can use to accelerate the attainment of the various course outcomes.

- 1. Lecturer method (L) need not be only a traditional lecture method, but alternative effective teaching methods could be adopted to attain the outcomes.
- 2. Use of Video/Animation to explain the functioning of various concepts.
- 3. Encourage collaborative (Group Learning) Learning in the class.
- 4. Ask at least three HOT (Higher Order Thinking) questions in the class, which promotes critical thinking.
- 5. Adopt Problem Based Learning (PBL), which fosters students' analytical skills and develops design thinking skills such as the ability to design, evaluate, generalize, and analyze information rather than simply recall it.
- 6. Introduce Topics in manifold representations.
- 7. Show the different ways to solve the same problem and encourage the students to devise creative ways to solve them.
- 8. Discuss how every concept can be applied to the real world and when that's possible, it helps improve the students' understanding.

#### Module-1

Automotive Fundamentals Overview – Evolution of Automotive Electronics, Automobile Physical Configuration, Survey of Major Automotive systems, The Engine- Engine Block, Cylinder Head, four stroke Cycle, Engine Control, Ignition System- Spark plug, High voltage circuit and distribution, spark pulse generation, ignition timing, diesel engine, Drive Train – Transmission, drive shaft, differential, suspension, brakes, steering system, starter battery-operating principle. (Text1: Chapter1, Text 2: Pg. 407-410)

**The Basics of Electronic Engine Control -** Motivation for Electronic Engine, control – exhaust emissions, fuel economy, concept of an electronic engine, control system, definition of general terms, definition of engine performance terms, engine mapping, effect of air/fuel ration, spark timing and EGR on performance, control strategy, electronic fuel control system, analysis of intake manifold pressure, electronic ignition. (Text1: Chapter 5)

#### Module-2

Automotive Sensors – Automotive control system applications of sensors and Actuators – Variables to be measured, airflow rate sensor, strain gauge MAP sensor, Hall Effect position sensor, Magnetic Reluctance Crankshaft position sensor, Throttle angle sensor, Engine coolant Temperature (ECT) Sensor, Exhaust Gas Oxygen (O2 /EGO) Lambda sensors, piezoelectric Knock sensor (Text 1: Chapter 6)

Automotive Engine Control Actuators – Solenide, Fuel Injector, EGR actuator, Ignition system (Text 1: Chapter 6)

## Module-3

**Digital Engine Control System-** Digital Engine control features, Control modes for fuel control (Seven Modes), EGR Control, Electronic Ignition control- closed loop ignition timing, spark advance correction scheme, Integrated engine control system- secondary air management, Evaporative Emissions, Canister Purge, automatic system adjustment, system diagnostics **(Text 1: Chapter 7)** 

Control Units – Operating conditions, Design, Data Processing, Programming, Digital modules in the Control Unit, Control Unit Software (Text 2: Pg. 196-207)

Modulo-4
Module-4
Automotive Networking – Bus Stem- classification, Applications in the Vehicle, Coupling of networks, Examples of Networked Vehicles (Text 2: Pg. 85-91), Buses – CAN Bus, LIN Bus, MOST Bus, Bluetooth, Flex Ray, Diagnostic Interfaces (Text 2: Pg. 92-151)
Vehicle Motion Control – Typical Cruise control system, Digital Cruise Control System, Digital Speed Sensor, Throttle Actuator, Cruse Control Configuration, Cruise Control Electronics (Digital Only), Antilock Brake System (ABS) (Text 1: Chapter 8)
Module-5
<ul> <li>Automotive Diagnostics – Timing Light, Engine Analyzer, On-Board diagnostics, Off-Board diagnostics, Expert Systems, Occupant Protection Systems – Accelerometer based Air Bag Systems (Text1: Chapter10)</li> <li>Future Automotive Electronic Systems – Alternative Fuel Engines, Electric and Hybrid Vehicles, Fuel Cell Power Cars, Collision Avoidance Radar Warning Systems, Low tire pressure warning systems, Head Up Display, Speech Synthesis, Navigation-Navigation Sensors – Radio Navigation, Signpost Navigation, Dead reckoning navigation, Voice Recognition Cell phone Dialing, Advanced Cruise Control, Stability Augmentation, Automatic Driving Control (Text 1: Chapter 11)</li> </ul>
<ul> <li>Course Outcome (Course Skill Set) <ul> <li>At the end of the course, students will be able to:</li> <li>Describe the basics of Automobile dynamics and design electronics.</li> <li>Acquire an overview of automotive components, subsystems and basics of Electronic Engine Control in today's automotive industry.</li> <li>Use available automotive sensors and actuators while interfacing with microcontrollers/microprocessors during automotive system design.</li> </ul> </li> </ul>

## Assessment Details (both CIE and SEE)

The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 40% of the maximum marks (20 marks out of 50) and for the SEE minimum passing mark is 35% of the maximum marks (18 out of 50 marks). The student is declared as a pass in the course if he/she secures a minimum of 40% (40 marks out of 100) in the sum total of the CIE (Continuous Internal Evaluation) and SEE (Semester End Examination) taken together.

## **Continuous Internal Evaluation:**

- There are 25 marks for the CIE's Assignment component and 25 for the Internal Assessment Test component.
- Each test shall be conducted for 25 marks. The first test will be administered after 40-50% of the coverage of the syllabus, and the second test will be administered after 85-90% of the coverage of the syllabus. The average of the two tests shall be scaled down to 25 marks
- Any two assignment methods mentioned in the 22OB2.4, if an assignment is project-based then only one assignment for the course shall be planned. The schedule for assignments shall be planned properly by the course teacher. The teacher should not conduct two assignments at the end of the semester if two assignments are planned. Each assignment shall be conducted for 25 marks. (If two assignments are conducted then the sum of the two assignments shall be scaled down to 25 marks)
- The final CIE marks of the course out of 50 will be the sum of the scale-down marks of tests and assignment/s marks.

Internal Assessment Test question paper is designed to attain the different levels of Bloom's taxonomy as per the outcome defined for the course.

## Semester-End Examination:

Theory SEE will be conducted by University as per the scheduled timetable, with common question papers for the course (**duration 03 hours**).

- 1. The question paper will have ten questions. Each question is set for 20 marks.
- 2. There will be 2 questions from each module. Each of the two questions under a module (with a maximum of 3 sub-questions), **should have a mix of topics** under that module.
- 3. The students have to answer 5 full questions, selecting one full question from each module.
- 4. Marks scored shall be proportionally reduced to 50 marks

#### Suggested Learning Resources: Text Books:

- 1. William B Ribbens, "Understanding Automotive Electronics", 6<sup>th</sup> Edition, Elsevier Publishing.
- 2. Robert Bosch GmbH (Ed.), "Bosch Automotive Electrics and Automotive Electronics Systems and Components, Networking and Hybrid Drive", 5<sup>th</sup> edition, John Wiley & Sons Inc., 2007.

## Web links and Video Lectures (e-Resources):

**Related NPTEL Courses** 

## Activity Based Learning (Suggested Activities in Class)/ Practical Based learning

- Real world problem solving using group discussion.
- Present animation for Car assembly
- Real world example of Automotive Electronics concepts.

## Annexure-II 5

	Radar Communication	Semester	5
Course Code	BEC714D	CIE Marks	50
Teaching Hours/Week (L:T:P: S)	3:0:0:0	SEE Marks	50
Total Hours of Pedagogy	40 Hours	Total Marks	100
Credits	03	Exam Hours	3 Hours
Examination type (SEE)	Theory		

### Course objectives: This Course will enable the students to

- Understand the concepts of Radar, types of Radar and Applications.
- Understand the various measurements in Radar and Propagation of waves.
- Understand the various types of Radar and its functions.

### **Teaching-Learning Process (General Instructions)**

These are sample Strategies, which teachers can use to accelerate the attainment of the various course outcomes.

- **1.** Lecture method (L) does not mean only the traditional lecture method, but a different type of teaching method may be adopted to develop the outcomes.
- **2.** Show Video/animation films to explain the functioning of various modulation techniques, Channel, and source coding.
- 3. Encourage collaborative (Group) Learning in the class
- 4. Ask at least three HOTS (Higher-order Thinking) questions in the class, which promotes critical thinking
- **5.** Adopt Problem Based Learning (PBL), which fosters students' Analytical skills, develop thinking skills such as the ability to evaluate, generalize & analyze information rather than simply recall it.
- 6. Topics will be introduced in multiple representations.
- 7. Show the different ways to solve the same problem and encourage the students to come up with their own creative ways to solve them.
- **8.** Discuss how every concept can be applied to the real world and when that's possible, it helps improve the students' understanding.

#### Module-1

**Introduction to RADAR:** Basic Radar, Simple Radar equation, Radar Block diagram, Radar Frequencies, Applications of Radar.

**The RADAR Equation:** Detection of signals in Noise, Receiver Noise and SNR, Integration of Radar Pulses, Radar Cross section of Targets, Radar Cross section Fluctuations, Transmitter Power, Pulse Repetition Frequency, Antenna parameters, System Losses.

[**Text1:** 1.1 to 1.5, 2.2, 2.3, 2.6 to 2.12]

#### Module-2

**MTI and Pulse Doppler Radar:** Introduction to Doppler and MTI Radar, Delay-Line Cancelers, Moving Target Detector, Pulse Doppler radar.

**Tracking Radar:** Tracking with Radar, Mono-pulse tracking, Conical Scanning and Sequential Lobing, Tracking in Range, Comparison of Trackers.

[**Text1:** 3.1, 3.2, 3.6, 3.9, 4.1, 4.2, 4.3, 4.6, 4.8]

#### Module-3

**Information from Radar Signals:** Introduction, Basic Radar Measurements, Accuracy of measurements. **Radar Clutter:** Introduction, Surface-Clutter Radar equation, Land clutter sea Clutter.

**Propagation of Radar Waves:** Introduction, Scattering from Flat Earth, Scattering from the Round Earth's Surface, Atmospheric Refraction.

[Text1: 6.1, 6.2, 6.3, 7.1 to 7.4, 8.1 to 8.4.]

#### Module-4

**Radar Transmitters:** Introduction, Linear beam power tubes, solid state RF power sources. **Radar Receiver:** Fundamentals, Receiver Noise Figure, Super heterodyne receiver, Duplexer. **[Text1:** 10.1, 10.2, 10.3, 11.1 to 11.4]

#### Module-5

**Synthetic Aperture Radar (SAR):** Introduction, SAR History, General Description – Resolution, SAR Signal processing, Radar Equation of the SAR system, SAR system Design considerations.

**Over-the-Horizon Radar (OTHR):** Introduction, Classification, Ionospheric effects, Ray path trajectories, Principles of OTHR systems.

**Secondary Surveillance Radar:** Introduction, Principles of SSR, Deficiencies in SSR, Solution to deficiencies, Range performance in SSR.

[Text-2: 9.1 to 9.6, 14.3 to 14.6, 15.1 to 15.5]

## Course outcome (Course Skill Set)

At the end of the course, the student will be able to :

- 1. Explain the principles of Radar.
- 2. Analyze the tracking in radar and modelling of Radars.
- 3. Analyze the limitations, interference and propagation of Radar waves.
- 4. Describe the Radar transmitter and receiver, and modern Radars.

## Assessment Details (both CIE and SEE)

The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 40% of the maximum marks (20 marks out of 50) and for the SEE minimum passing mark is 35% of the maximum marks (18 out of 50 marks). The student is declared as a pass in the course if he/she secures a minimum of 40% (40 marks out of 100) in the sum total of the CIE (Continuous Internal Evaluation) and SEE (Semester End Examination) taken together.

## **Continuous Internal Evaluation:**

- There are 25 marks for the CIE's Assignment component and 25 for the Internal Assessment Test component.
- Each test shall be conducted for 25 marks. The first test will be administered after 40-50% of the coverage of the syllabus, and the second test will be administered after 85-90% of the coverage of the syllabus. The average of the two tests shall be scaled down to 25 marks
- Any two assignment methods mentioned in the 220B4.2, if an assignment is project-based then only one assignment for the course shall be planned. The schedule for assignments shall be planned properly by the course teacher. The teacher should not conduct two assignments at the end of the semester if two assignments are planned. Each assignment shall be conducted for 25 marks. (If two assignments are conducted then the sum of the two assignments shall be scaled down to 25 marks)
- The final CIE marks of the course out of 50 will be the sum of the scale-down marks of tests and assignment/s marks.

Internal Assessment Test question paper is designed to attain the different levels of Bloom's taxonomy as per the outcome defined for the course.

#### Semester-End Examination:

Theory SEE will be conducted by University as per the scheduled timetable, with common question papers for the course (**duration 03 hours**).

- 1. The question paper will have ten questions. Each question is set for 20 marks.
- 2. There will be 2 questions from each module. Each of the two questions under a module (with a maximum of 3 sub-questions), **should have a mix of topics** under that module.
- 3. The students have to answer 5 full questions, selecting one full question from each module. Marks scored shall be proportionally reduced to 50 marks.

### Suggested Learning Resources:

#### **Text Books:**

- 1. Merrill L. Skolnik, "Introduction to RADAAR Systems", 3<sup>rd</sup> edition, Mc Graw Hill Education (India) Private Limited, 2016 (Reprint), ISBN 978-0-07-044533-8.
- 2. Habibur Rahman, "Fundamental Principles of RADAR", CRC Press, 2019, ISBN: 978-1-138-38779-9.

#### **Reference Books**

- 1. Mark A Richards, James A. Scheer, William A. Holm, "Principles of Modern RADAR", Yesdee Publishing Private Ltd, , 2012, ISBN: 978-93-80381-29-9.
- 2. Bassem R. Mahafza, "Radar Systems Analysis and Design using MATLAB", 4<sup>th</sup> edition, CRC press, 2022, ISBN 978-0-367-50793-0.
- 3. J.C. Toomay, Paul J. Hannen; "Principles of Radar", Third Edition, PHI Learning Pvt Ltd., 2011, ISBN : 978-81-203-4155-9.

#### Web links and Video Lectures (e-Resources):

1. NPTEL : Radar Principles

#### https://archive.nptel.ac.in/courses/108/105/108105154/

Activity Based Learning (Suggested Activities in Class)/ Practical Based learning

- 1. Experiential Learning by using free and open source software's OCTAVE or Python
- 2. Experiential Learning / Simulation using MATLAB.

	E-Waste Management	Semester	7
Course Code	BEC 755A	CIE Marks	50
Teaching Hours/Week (L:T:P: S)	3:0:0:0	SEE Marks	50
Total Hours of Pedagogy	40	Total Marks	100
Credits	03	Exam Hours	03
Examination type (SEE)	Theory		

### **Course objectives:**

- **Understanding e-waste**: To learn about e-waste, its different types, and how it's generated
- **E-waste rules and directives**: To understand the rules and directives for e-waste in different countries
- **E-waste management**: To learn how to manage e-waste throughout its life cycle
- **Environmental and health impacts**: To understand the environmental and health impacts of e-waste

### **Teaching-Learning Process (General Instructions)**

These are sample Strategies, which teachers can use to accelerate the attainment of the various course outcomes.

- 1. Lecture method (L) does not mean only the traditional lecture method, but a different type of teaching method may be adopted to develop the outcomes.
- 2. Show Video/animation films to explain the functioning of various techniques.
- 3. Encourage collaborative (Group) Learning in the class.
- 4. Ask at least three HOTS(Higher-order Thinking)questions in the class, which promotes critical thinking
- 5. Topics will be introduced in multiple representations.
- 6. Discuss how every concept can be applied to the real world-and when that's possible, it helps improve the students' understanding.

#### Module-1

**Introduction:** Preamble, What is e-waste, E-waste Sources and generation, Growth of Electrical and Electronics Industry in India, Global Context of e-waste Management, Indian Scenario on e-waste Management,

**E-WASTE:** E-waste Definition, Classification of e-waste, Characterization of e-waste Text 1: Chapter 1 & 2

#### Module-2

**Regulatory Framework:** Global e-waste Regulations, Waste Electronics and Electrical Equipment (WEEE Directive 82), International norms – Basel Convention, Evolution of e-waste regulations in India, E-waste Management Rules 2016 (amendments to 2011 Rules), Regulatory Compliance Mechanisms, E-waste Management Guidelines (Text 1: 3.1 to 3.7)

#### Module-3

**Extended Producer Responsibility (EPR):** E-waste – A post Consumer Waste, E-waste value Chain, E-waste Collection Systems, Extended Producer Responsibility (EPR), Collective Responsibility, Producer Responsible Organization (PRO) (Text 2: 4.1 to 4.6)

#### Module-4

**E-Waste Handling:** Characterization & Classification, Packaging and Labelling, Transportation, Storage, Safety in Handling – Precautionary Principles: Text 1- Chapter 5

#### Module-5

**Restrictions on Use of Hazardous Substances (ROHS):** Hazardous substances in e-waste, Global ROHS compliances (ROHS Directive 84), ROHS compliance requirements in India: Text 1: Chapter 6

**E-Waste Recycling:** E-waste Recycling Operations, Dismantling & Segregation, Recycling & Recovery, Recycling Technologies – Text 1: Chapter 7 (7.1 to 7.4)

### Course outcome (Course Skill Set)

At the end of the course, the student will be able to:

- 1. Understand the environmental impacts of e-waste
- 2. Distinguish the role of various national and internal act and laws applicable for e-waste management and handling
- 3. Analyse the e-waste handling methods & restrictions
- 4. Analyze the e-waste recycling techniques

## Assessment Details (both CIE and SEE)

The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 40% of the maximum marks (20 marks out of 50) and for the SEE minimum passing mark is 35% of the maximum marks (18 out of 50 marks). A student shall be deemed to have satisfied the academic requirements and earned the credits allotted to each subject/ course if the student secures a minimum of 40% (40 marks out of 100) in the sum total of the CIE (Continuous Internal Evaluation) and SEE (Semester End Examination) taken together.

## **Continuous Internal Evaluation**:

- For the Assignment component of the CIE, there are 25 marks and for the Internal Assessment Test component, there are 25 marks.
- The first test will be administered after 40-50% of the syllabus has been covered, and the second test will be administered after 85-90% of the syllabus has been covered
- Any two assignment methods mentioned in the 220B2.4, if an assignment is project-based then only one assignment for the course shall be planned. The teacher should not conduct two assignments at the end of the semester if two assignments are planned.
- For the course, CIE marks will be based on a scaled-down sum of two tests and other methods of assessment.

Internal Assessment Test question paper is designed to attain the different levels of Bloom's taxonomy as per the outcome defined for the course.

## Semester-End Examination:

Theory SEE will be conducted by University as per the scheduled timetable, with common question papers for the course (**duration 03 hours**).

- 1. The question paper will have ten questions. Each question is set for 20 marks.
- 2. There will be 2 questions from each module. Each of the two questions under a module (with a maximum of 3 sub-questions), **should have a mix of topics** under that module.
- 3. The students have to answer 5 full questions, selecting one full question from each module.
- 4. Marks scored shall be proportionally reduced to 50 marks.

## Suggested Learning Resources:

**Text Books** 

1. Lakshmi Raghupathy, Introduction to E-Waste Management, TERI Press, New Delhi

## **Reference Books:**

1. Johri R., E-waste: implications, regulations, and management in India and current global best practices, TERI Press, New Delhi

## Web links and Video Lectures (e-Resources):

• https://news.mit.edu/2013/ewaste-mit

## Activity Based Learning (Suggested Activities in Class)/ Practical Based learning

- Conduct market survey for the generated e-waste and its management and prepare a report
- Field visit to explore the possibility of various e-waste management techniques

Automotive	e Engineering	Semester	7
Course Code	BEC755B	CIE Marks	50
Teaching Hours/Week (L: T:P: S)	3:0:0:0	SEE Marks	50
Total Hours of Pedagogy	40	Total Marks	100
Credits	03	Exam Hours	3
Examination type (SEE)	Theory		

## **Course objectives:**

This course will enable students to:

- Understand the basics of automobile dynamics and design electronics to complement those features
- Design and implement the electronics that attribute the reliability, safety, and smartness to automobile, providing add on comforts

## **Teaching-Learning Process (General Instructions)**

These are sample Strategies, which teachers can use to accelerate the attainment of the various course outcomes.

- 1. Lecturer method (L) need not be only a traditional lecture method, but alternative effective teaching methods could be adopted to attain the outcomes.
- 2. Use of Video/Animation to explain the functioning of various concepts.
- 3. Encourage collaborative (Group Learning) Learning in the class.
- 4. Ask at least three HOT (Higher Order Thinking) questions in the class, which promotes critical thinking.
- 5. Adopt Problem Based Learning (PBL), which fosters students' analytical skills and develops design thinking skills such as the ability to design, evaluate, generalize, and analyze information rather than simply recall it.
- 6. Introduce Topics in manifold representations.
- 7. Show the different ways to solve the same problem and encourage the students to devise creative ways to solve them.
- 8. Discuss how every concept can be applied to the real world and when that's possible, it helps improve the students' understanding.

#### Module-1

Automotive Fundamentals Overview – Evolution of Automotive Electronics, Automobile Physical Configuration, Survey of Major Automotive systems, The Engine- Engine Block, Cylinder Head, four stroke Cycle, Engine Control, Ignition System- Spark plug, High voltage circuit and distribution, spark pulse generation, ignition timing, diesel engine, Drive Train – Transmission, drive shaft, differential, suspension, brakes, steering system, starter battery-operating principle. (Text1: Chapter1, Text 2: Pg. 407-410)

**The Basics of Electronic Engine Control -** Motivation for Electronic Engine, control – exhaust emissions, fuel economy, concept of an electronic engine, control system, definition of general terms, definition of engine performance terms, engine mapping, effect of air/fuel ration, spark timing and EGR on performance, control strategy, electronic fuel control system, analysis of intake manifold pressure, electronic ignition. (Text1: Chapter 5)

#### Module-2

Automotive Sensors – Automotive control system applications of sensors and Actuators – Variables to be measured, airflow rate sensor, strain gauge MAP sensor, Hall Effect position sensor, Magnetic Reluctance Crankshaft position sensor, Throttle angle sensor, Engine coolant Temperature (ECT) Sensor, Exhaust Gas Oxygen (O2 /EGO) Lambda sensors, piezoelectric Knock sensor (Text 1: Chapter 6)

Automotive Engine Control Actuators – Solenide, Fuel Injector, EGR actuator, Ignition system (Text 1: Chapter 6)

## Module-3

**Digital Engine Control System-** Digital Engine control features, Control modes for fuel control (Seven Modes), EGR Control, Electronic Ignition control- closed loop ignition timing, spark advance correction scheme, Integrated engine control system- secondary air management, Evaporative Emissions, Canister Purge, automatic system adjustment, system diagnostics **(Text 1: Chapter 7)** 

Control Units – Operating conditions, Design, Data Processing, Programming, Digital modules in the Control Unit, Control Unit Software (Text 2: Pg. 196-207)

Module-4		
Automotive Networking – Bus Stem- classification, Applications in the Vehicle, Coupling of networks, Examples of Networked Vehicles (Text 2: Pg. 85-91), Buses – CAN Bus, LIN Bus, MOST Bus, Bluetooth, Flex Ray, Diagnostic Interfaces (Text 2: Pg. 92-151)		
Vehicle Motion Control – Typical Cruise control system, Digital Cruise Control System, Digital Speed Sensor, Throttle Actuator, Cruise Control Configuration, Cruise Control Electronics (Digital Only), Antilock Brake System (ABS) (Text 1: Chapter 8)		
Module-5		
<ul> <li>Automotive Diagnostics – Timing Light, Engine Analyzer, On-Board diagnostics, Off-Board diagnostics, Expert Systems, Occupant Protection Systems – Accelerometer based Air Bag Systems (Text1: Chapter10)</li> <li>Future Automotive Electronic Systems – Alternative Fuel Engines, Electric and Hybrid Vehicles, Fuel Cell Power Cars, Collision Avoidance Radar Warning Systems, Low tire pressure warning systems, Head Up Display, Speech Synthesis, Navigation- Navigation Sensors – Radio Navigation, Signpost Navigation, Dead reckoning navigation, Voice Recognition Cell phone Dialing, Advanced Cruise Control, Stability Augmentation, Automatic Driving Control (Text 1: Chapter 11)</li> </ul>		
<ul> <li>Course Outcome (Course Skill Set) <ul> <li>At the end of the course, students will be able to:</li> <li>Describe the basics of Automobile dynamics and design electronics.</li> <li>Acquire an overview of automotive components, subsystems and basics of Electronic Engine Control in today's automotive industry.</li> <li>Use available automotive sensors and actuators while interfacing with microcontrollers/microprocessors during automotive system design.</li> </ul> </li> </ul>		

## Assessment Details (both CIE and SEE)

The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 40% of the maximum marks (20 marks out of 50) and for the SEE minimum passing mark is 35% of the maximum marks (18 out of 50 marks). The student is declared as a pass in the course if he/she secures a minimum of 40% (40 marks out of 100) in the sum total of the CIE (Continuous Internal Evaluation) and SEE (Semester End Examination) taken together.

## **Continuous Internal Evaluation:**

- There are 25 marks for the CIE's Assignment component and 25 for the Internal Assessment Test component.
- Each test shall be conducted for 25 marks. The first test will be administered after 40-50% of the coverage of the syllabus, and the second test will be administered after 85-90% of the coverage of the syllabus. The average of the two tests shall be scaled down to 25 marks
- Any two assignment methods mentioned in the 22OB2.4, if an assignment is project-based then only one assignment for the course shall be planned. The schedule for assignments shall be planned properly by the course teacher. The teacher should not conduct two assignments at the end of the semester if two assignments are planned. Each assignment shall be conducted for 25 marks. (If two assignments are conducted then the sum of the two assignments shall be scaled down to 25 marks)
- The final CIE marks of the course out of 50 will be the sum of the scale-down marks of tests and assignment/s marks.

Internal Assessment Test question paper is designed to attain the different levels of Bloom's taxonomy as per the outcome defined for the course.

## Semester-End Examination:

Theory SEE will be conducted by University as per the scheduled timetable, with common question papers for the course (**duration 03 hours**).

- 1. The question paper will have ten questions. Each question is set for 20 marks.
- 2. There will be 2 questions from each module. Each of the two questions under a module (with a maximum of 3 sub-questions), **should have a mix of topics** under that module.
- 3. The students have to answer 5 full questions, selecting one full question from each module.
- 4. Marks scored shall be proportionally reduced to 50 marks

#### Suggested Learning Resources: Text Books:

- 1. William B Ribbens, "Understanding Automotive Electronics", 6th Edition, Elsevier Publishing.
- 2. Robert Bosch GmbH (Ed.), "Bosch Automotive Electrics and Automotive Electronics Systems and Components, Networking and Hybrid Drive", 5<sup>th</sup> edition, John Wiley & Sons Inc., 2007.

## Web links and Video Lectures (e-Resources):

**Related NPTEL Courses** 

## Activity Based Learning (Suggested Activities in Class)/ Practical Based learning

- Real world problem solving using group discussion.
- Present animation for Car assembly
- Real world example of Automotive Electronics concepts.

## Annexure-II 5

Embedded Systems ApplicationsSemester		7	
Course Code	BTE755C	CIE Marks	50
Teaching Hours/Week (L: T:P: S)	3:0:0:0	SEE Marks	50
Total Hours of Pedagogy	40	Total Marks	100
Credits	03	Exam Hours	03
Examination type (SEE)	Theory	у	
<ul> <li>Course objectives:</li> <li>Understand the fundament across various domains.</li> <li>Analyse the hardware com and low-power design tech</li> <li>Explore the role of sensors with digital systems.</li> <li>Apply embedded systems of automative electronics. PE</li> </ul>	al concepts, characteristics, and applic ponents of embedded systems, includi niques. , ADCs, and actuators in embedded sys lesign principles in real-world applica	cations of embedded sys ing microcontrollers, me stems, and their interfaci tions such as mobile pho	tems mory, ing ones,
<ul> <li>These are sample Strategies, which teachers can use to accelerate the attainment of the various course outcomes.</li> <li>1. Lecture method (L) does not mean only the traditional lecture method, but a different type of teaching method may be adopted to develop the outcomes.</li> <li>2. Show Video/animation films to explain the functioning of various EV Architectures.</li> <li>3. Adopt Problem Based Learning (PBL), which fosters students' Analytical skills, develop thinking skills such as the ability to evaluate, generalize, and analyse information rather than simply recall it.</li> <li>4. Discuss how every concept can be applied to the real world - and when that's possible, it helps improve the students? #20 on denter diag.</li> </ul>			
Module-1			
<b>Introduction to embedded systems:</b> Application domain of embedded systems, desirable features and general characteristics of embedded systems, model of an embedded system, microprocessor Vs microcontroller, example of a simple embedded system, figure of merit for an embedded system, classification of MCUs: 4/8/16/32 bits, history of embedded systems, current trends.			
(Text: 1.1 to 1.9)			
	Module-2		m)
<b>Embedded systems-The hardware point of view:</b> Microcontroller unit (MCU), The Processor, The Harvard Architecture, A popular 8-bit MCU: General Purpose I/O (GPIO), Clock; Memory for embedded systems: Semiconductor Memory, Random Access Memory (RAM), Static RAM (SRAM), An SRAM Chip. Low Power Design, Pull up and Pull Down Resistors.			
(Text: 2.1 to 2.2.2, 2.3 to 2.3.2.2 and 2.4 to 2.5 )			
Module-3			
Sensors, ADCs and Actuators Sensors: Temperature Sensor, Ligh Interfacing, Control Interface, Data Segment LED; Motors: Stepper Mot	t Sensor, Proximity/range Sensor; An Interface; Actuators: Displays, Light ors, DC Motors.	nalog to digital converted E Emitting Diodes (LED)	rs: ADC , Seven
$-1$ $(1 \in A_1, 3 \in A_1, 1 \in U, 3 \in A_2, 3, 3 \in U, 3 \in A_1, 2, 3)$			

Module-4

**Examples of embedded systems:** Mobile phone, Automotive electronics, Radio Frequency Identification (RFID), Wireless Sensor Networks (WISENET), Robotics, Biomedical applications, Brain machine interface.

(Text: 4.1 to 4.7)

#### Module-5

**Embedded Design-A Systems Perspective**: A Typical Example, Product Design, The Design Process, Testing,

Bulk Manufacturing.

(Text: 18.1 to 18.5)

## Course outcome (Course Skill Set)

At the end of the course, the student will be able to:

- 1. Understand the fundamental concepts and characteristics of embedded systems, including their classification and modern trends.
- 2. Analyse the architecture and hardware components of MCUs and their role in embedded systems.
- 3. Apply knowledge of sensors, ADCs, and actuators for interfacing and control in embedded systems.
- 4. Evaluate real-world embedded system applications such as mobile phones, automotive electronics, RFID, and robotics.
- 5. Develop an understanding of the embedded design process, from concept to bulk manufacturing, including testing and product design.

## Assessment Details (both CIE and SEE)

The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 40% of the maximum marks (20 marks out of 50) and for the SEE minimum passing mark is 35% of the maximum marks (18 out of 50 marks). A student shall be deemed to have satisfied the academic requirements and earned the credits allotted to each subject/ course if the student secures a minimum of 40% (40 marks out of 100) in the sum total of the CIE (Continuous Internal Evaluation) and SEE (Semester End Examination) taken together.

## **Continuous Internal Evaluation:**

- For the Assignment component of the CIE, there are 25 marks and for the Internal Assessment Test component, there are 25 marks.
- The first test will be administered after 40-50% of the syllabus has been covered, and the second test will be administered after 85-90% of the syllabus has been covered
- Any two assignment methods mentioned in the 22OB2.4, if an assignment is project-based then only one assignment for the course shall be planned. The teacher should not conduct two assignments at the end of the semester if two assignments are planned.
- For the course, CIE marks will be based on a scaled-down sum of two tests and other methods of assessment.

Internal Assessment Test question paper is designed to attain the different levels of Bloom's taxonomy as per the outcome defined for the course.

## Semester-End Examination:

Theory SEE will be conducted by University as per the scheduled timetable, with common question papers for the course (**duration 03 hours**).

- 1. The question paper will have ten questions. Each question is set for 20 marks.
- 2. There will be 2 questions from each module. Each of the two questions under a module (with a maximum of 3 sub-questions), **should have a mix of topics** under that module.
- 3. The students have to answer 5 full questions, selecting one full question from each module.
- 4. Marks scored shall be proportionally reduced to 50 marks.

# Suggested Learning Resources:

Books

1. Das, LyLa B. Embedded Systems: An Integrated Approach. India: Pearson Education India, ISBN 9788131787663, 2013.

## Web links and Video Lectures (e-Resources):

- Embedded Systems: https://nptel.ac.in/courses/108102045
- Embedded Systems Design: https://onlinecourses.nptel.ac.in/noc20\_cs14/preview
- Android Mobile Application Development: https://onlinecourses.swayam2.ac.in/nou24\_ge66/preview

### Activity Based Learning (Suggested Activities in Class)/ Practical Based learning

- Conduct market survey for latest home appliances and compare specifications of reputed brands and prepare a report
- Students can interface a temperature sensor with an ADC and display the digital output on a seven-segment display, demonstrating sensor integration with actuators.

	Sensors and Actuators	Semester	7
Course Code	BEC755D	CIE Marks	50
Teaching Hours/Week(L:T:P)	3:0:0	SEE Marks	50
Total Hours of Pedagogy	40	Total Marks	100
Credits	03	Exam Hours	3
Examination type (SEE)	Theory		

## **Course objectives:**

- To provide the fundamental knowledge about sensors and measurement system.
- To impart the knowledge of static and dynamic characteristics of instruments and understand the factors in selection of instruments for measurement.
- To discuss the principle, design and working of transducers for the measurement of physical time varying quantities.
- To discuss basics of signal conditioning and signal conditioning equipment.

## **Teaching-Learning Process (General Instructions)**

The sample strategies, which the teacher can use to accelerate the attainment of the various course outcomes are listed in the following:

- 1. Lecture method (L) does not mean only the traditional lecture method, but a different type of teaching method may be adopted to develop the outcomes.
- 2. Show Video/animation films to explain the functioning of various techniques.
- 3. Encourage collaborative (Group) Learning in the class.
- 4. Ask at least three HOTS (Higher-order Thinking) questions in the class, which promotes critical Thinking.
- 5. Adopt Problem Based Learning (PBL), which fosters students' Analytical skills, develop thinking skills such as the ability to evaluate, generalize, and analyze information rather than simply recall it.
- 6. Discuss how every concept can be applied to the real world and when that's possible, it helps improve the students' understanding.

Sensors and Transducers: Introduction, Definition of Sensors and Transducers, Classification of
Transducers, Advantages and Disadvantages of Electrical Transducers. (Text 1:16.1 to 16.4)
Measurement: Introduction to measurement and Instrumentation, Definition, significance of
Measurement, Methods of measurement, Modes of measurement, Elements of generalized
measurement system with example. Input-output configuration of measuring instruments and
measurement systems, Applications of measurement systems. (Text 1:3.1 to 3.7)

Teaching-Learning	Chalk and Talk method, PowerPoint Presentation.
Process	<b>RBT Level:</b> L1, L2, L3

Module-2

Static and Dynamic Characteristics of instruments: Introduction, Definition relating to measuring instruments.

**Static characteristics** - Accuracy, Errors and Correction, Static calibration Range and span. Scale readability Repeatability and Reproducibility, Drift, Accuracy and Precision, Sensitivity, Linearity, Hysteresis, Threshold and Resolution, Dead Zone and Dead Time, Loading Effects and Noise.

**Dynamic Characteristics**– Dynamic Response, Dynamic characteristics of a measurement system, Dynamic analysis of a measurement system, Zero, First and Second order system. (Text 1: 3.8, 3.8.1 to 3.8.4.4)

Teaching-Learning	Chalk and Talk method, Power point presentation
Process	RBT Level: L1, L2, L3

	Module-3	
Measurement of Temperature: Introduction, Temperature measuring instruments, RTD,		
Thermistors, Thermocoup	ble Thermometers, Radiation Pyrometers, Optical Pyrometers.	
(Text 1: 21.2, 21.2.1 to 2)	1.2.7)	
Measurement of Displa	cement: Introduction, Principles of Transduction -Variable resistance	
devices, Variable Induct	ance Transducer, Induction Potentiometers, Synchros and Resolvers,	
Variable Capacitance Tra	ansducer, Hall Effect Devices, Proximity Devices, Digital Transducer.	
(Text 2: 4, 4.1 to 4.3)		
Teaching-Learning	Chalk and Talk method, PowerPoint Presentation, Virtual	
Process	instrumentation Lab to demonstrate the characteristics of sensors	
	<b>RBT Level:</b> L1, L2, L3	
	Module-4	
Measurement of Strain	: Introduction, Factors affecting strain measurements, Types of Strain	
Gauges, Theory of operat	tion of resistance strain gauges, Types of Electrical Strain Gauges –Wire	
gauges, unbounded strain	n gauges, foil gauges, semiconductor strain gauges, Thin film Guages	
(principle, types & list of	f characteristics only), Strain gauge Circuits – Wheatstone bride circuit.	
Applications. (Text 2: 5,	5.1 to 5.5, 5.8, 5.8.1, 5.10)	
Measurement of Force	& Torque: Introduction, Force measuring sensor –Load cells – column	
types devices, proving	rings, cantilever beam, pressductor. Hydraulic load cell, electronic	
weighing system.		
Torque measurement: A	bsorption type, transmission type, stress type & deflection type.	
(Text 2: 10.1,10.2,10.2.1,	10.2.2,10.2.3,10.2.6,10.7,10.8,10.9)	
Teaching-Learning	Chalk and talk method, PowerPoint Presentation, Virtual	
Process	instrumentation Lab to demonstrate the characteristics of sensors	
	<b>RBT Level:</b> L1, L2, L3	
	Module-5	
Signal Condition: Intro	duction, Functions of Signal Conditioning Equipment, Amplification,	
Types of Amplifiers, Med	chanical Amplifiers Fluid Amplifiers, Optical Amplifiers, Electrical and	
electronic Amplifiers. (Te	ext 1: 17.1 to 17.8)	
Data Acquisition System	as and Conversion: Introduction, Objectives and Configuration of Data	
Acquisition System, Data Acquisition Systems, Data Conversion, (Text 1: 18.1 to 18.4)		
Teaching-Learning	Chalk and Talk method, PowerPoint Presentation	
Process	<b>RBT Level:</b> L1, L2, L3	
Course outcomes (Cour	se Skill Set)	
At the end of the course t	he student will be able to:	
1. Discuss the fund	damental concepts related to sensors and measurement, functional	
elements of measure	urement system. I/O Characteristics of measurement system	
2. Interpret and anal	vse the static and dynamic characteristics of instruments.	
3 Elucidate the working principle and usage of different transducers for temperature and		
displacement mea	isurement.	
4. Discuss the princi	ple and working of strain, force and torque measurement.	
5. Analyze the signa	l conditioning and signal conditioning equipment.	
#### Assessment Details (both CIE and SEE)

The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 40% of the maximum marks (20 marks out of 50). A student shall be deemed to have satisfied the academic requirements and earned the credits allotted to each subject/ course if the student secures not less than 35% (18 Marks out of 50) in the semester-end examination (SEE), and a minimum of 40% (40 marks out of 100) in the sum total of the CIE (Continuous Internal Evaluation) and SEE (Semester End Examination) taken together.

# **Continuous Internal Evaluation:**

Three Unit Tests each of 20 Marks (duration 01 hour)

- 1. First test at the end of 5th week of the semester
- 2. Second test at the end of the 10th week of the semester
- 3. Third test at the end of the 15th week of the semester

#### Two assignments each of 10 Marks

- 4. First assignment at the end of 4th week of the semester
- 5. Second assignment at the end of 9th week of the semester

Group discussion/Seminar/quiz any one of three suitably planned to attain the COs and POs for **20 Marks (duration 01 hours)** 

6. At the end of the 13th week of the semester

The sum of three tests, two assignments, and quiz/seminar/group discussion will be out of 100 marks and will be scaled down to 50 marks

(To have less stressed CIE, the portion of the syllabus should not be common /repeated for any of the methods of the CIE. Each method of CIE should have a different syllabus portion of the course).

CIE methods /question paper is designed to attain the different levels of Bloom's taxonomy as per the outcome defined for the course.

# **Semester End Examination:**

Theory SEE will be conducted by University as per the scheduled timetable, with common question papers for the subject (**duration 03 hours**)

- 1. The question paper will have ten questions. Each question is set for 20 marks.
- 2. There will be 2 questions from each module. Each of the two questions under a module

(with a maximum of 3 sub-questions), **should have a mix of topics** under that module. The students have to answer 5 full questions, selecting one full question from each module.

Marks scored out of 100 shall be reduced proportionally to 50 marks

#### Suggested Learning Resources: Text Books:

- 1. Electrical and Electronic Measurements and instrumentation, R.K Rajput, S. Chand, 4<sup>th</sup> Edition, 2015.
- Instrumentation: Devices and Systems, C S Rangan, G R Sarma, V S V Mani, 2<sup>nd</sup> Edition (32 Reprint), McGraw Hill Education (India), 2014.

# **Reference Books :**

- 1. Electrical and Electronic Measurements and Instrumentation, A K Sawhney, 17<sup>th</sup> Edition, (Reprint 2004), Dhanpat Rai & Co. Pvt. Ltd., 2004.
- 2. A Course in Electronics and Electrical Measurements and Instruments, J.B. Gupta, Katson Books, 13<sup>th</sup> Edition, 2008.